RadioLocman.com Electronics ru
Advanced Search +
  

Datasheet Actel A54SX08-2PLG84

Manufacturer:Actel
Family:SX
Series:A54SX08
Part Number:A54SX08-2PLG84

SX Family FPGAs is not recommended for use, since there is a more modern replacement - family SX-A: A54SX08A, A54SX16A, A54SX32A, A54SX72A.

  • 320 MHz Internal Performance
  • 3.7 ns Clock-to-Out (Pin-to-Pin)
  • 0.1 ns Input Setup
  • 0.25 ns Clock Skew
  • 12,000 to 48,000 System Gates
  • Up to 249 User-Programmable I/O Pins
  • Up to 1,080 Flip-Flops
  • 0.35 µ CMOS
  • 66 MHz PCI
  • CPLD and FPGA Integration
  • Single-Chip Solution
  • 100% Resource Utilization with 100% Pin Locking
  • 3.3 V and 5.0 V Operation with 5.0 V Input Tolerance
  • Very Low Power Consumption
  • Deterministic, User-Controllable Timing
  • Unique In-System Diagnostic and Debug Capability with Silicon Explorer II
  • Boundary Scan Testing in Compliance with IEEE Standard 1149.1 (JTAG)
  • Secure Programming Technology Prevents Reverse Engineering and Design Theft
Device A54SX08 A54SX16 A54SX16P A54SX32
Temperature Grades C, I C, I C, I C, I, M C, I C, I, M
Package FG144/
FGG144,
PL84/
PLG84,
PQ208/
PQG208,
TQ144/
TQG144,
TQ176/
TQG176,
VQ100/
VQG100
PQ208/
PQG208,
TQ176/
TQG176,
VQ100/
VQG100
TQ176/
TQG176
PQ208/
PQG208,
TQ144/
TQG144,
VQ100/
VQG100
BG329/
BGG329,
TQ176/
TQG176
PQ208/
PQG208,
TQ144/
TQG144

Datasheets

Other Names: A54SX082PLG84, A54SX08 2PLG84

Docket:
v3.2 SX Family FPGAs
u e TM Leading Edge Performance 320 MHz Internal Performance 3.7 ns Clock-to-Out (Pin-to-Pin) 0.1 ns Input Setup 0.25 ns Clock Skew Features 66 MHz PCI CPLD and FPGA Integration Single-Chip Solution 100% Resource Utilization with 100% Pin Locking 3.3 V and 5.0 V Operation with 5.0 V Input Tolerance Very Low Power Consumption Deterministic, User-Controllable Timing Unique In-System Diagnostic and Debug Capability with Silicon Explorer II Boundary Scan Testing in Compliance with IEEE Standard 1149.1 (JTAG) Secure Programming Technology Prevents Reverse Engineering and Design Theft Specifications 12,000 to 48,000 System Gates Up to 249 User-Programmable I/O Pins Up to 1,080 Flip-Flops 0.35 µ CMOS SX Product Profile
Device Capacity Typical Gates System Gates Logic Modul...

Slices ↓
Radiolocman facebook Radiolocman twitter Radiolocman google plus