Datasheet Texas Instruments 66AK2L06XCMSA2

Manufacturer	Texas Instruments
Series	66AK2L06
Part Number	66AK2L06XCMSA2

Datasheets

Prices

Status

Packaging

Parametrics

Eco Plan

Design Kits & Evaluation Modules

• Evaluation Modules & Boards: XEVMK2LX
  66AK2L06 Evaluation Module
  Lifecycle Status: Active (Recommended for new designs)
  
• JTAG Emulators/ Analyzers: TMDSEMU560V2STM-U
  XDS560v2 System Trace USB Debug Probe
  Lifecycle Status: Active (Recommended for new designs)
  
• JTAG Emulators/ Analyzers: TMDSEMU560V2STM-UE
  XDS560v2 System Trace USB & Ethernet Debug Probe
  Lifecycle Status: Active (Recommended for new designs)
  
• JTAG Emulators/ Analyzers: TMDSEMU200-U
  XDS200 USB Debug Probe
  Lifecycle Status: Active (Recommended for new designs)
  

Application Notes

• Download
  TPS544Bxx/TPS544Cxx Powering TCI6630K2L in Smart Reflex Class 0 TC Mode
  PDF, 154 Kb, File published: Sep 18, 2015
  This application report describes an application circuit example of the TPS544B/Cxx family of power management IC (PMIC) powering the Smart-Reflex digital core supply of the TCI6630K2L SoC. Smart-Reflex Class 0 Temperature Compensation (Class 0 TC) mode of operation of the TCI6630K2L device is emphasized. Assumption is that temperature compensation mode is enabled using the function provided in th
• Download
  66AK2L06 JESD Attach to ADC12J4000/DAC38J84 Getting Started Guide (Rev. B)
  PDF, 8.8 Mb, Revision: B, File published: Jun 20, 2016
• Download
  Keystone EDMA FAQ
  PDF, 1.3 Mb, File published: Sep 1, 2016
  This document is a collection of frequently asked questions (FAQs) on enhanced direct memory access (EDMA) on KeyStoneв„ў I (KS1) and KeyStone II (KS2) devices, along with useful collateral and software reference links.
• Download
  System solution for avionics & defense
  PDF, 1.2 Mb, File published: Sep 23, 2015
• Download
  Keystone II DDR3 Initialization
  PDF, 73 Kb, File published: Jan 26, 2015
  This application report provides a step-to-step initialization guide for the Keystone II device DDR3 SDRAM controller.
• Download
  Power Management of KS2 Device (Rev. C)
  PDF, 61 Kb, Revision: C, File published: Jul 15, 2016
  This application report lists the steps to enable Class 0 Temperature Compensation (Class 0 TC) mode of SmartReflexв„ў Subsystem (SRSS) module available on such devices.
• Download
  Throughput Performance Guide for KeyStone II Devices (Rev. B)
  PDF, 866 Kb, Revision: B, File published: Dec 22, 2015
  This application report analyzes various performance measurements of the KeyStone II family of processors. It provides a throughput analysis of the various support peripherals to different end-points and memory access.
• Download
  Keystone II DDR3 Debug Guide
  PDF, 143 Kb, File published: Oct 16, 2015
  This guide provides tools for use when debugging a failing DDR3 interface on a KeyStone II device.
• Download
  Hardware Design Guide for KeyStone II Devices
  PDF, 1.8 Mb, File published: Mar 24, 2014
• Download
  SERDES Link Commissioning on KeyStone I and II Devices
  PDF, 138 Kb, File published: Apr 13, 2016
  The serializer-deserializer (SerDes) performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. This application report explains the SerDes transmit and receive parameters tuning, tools and some debug techniques for TI Keystone I and Keystone II devices.
• Download
  PCIe Use Cases for KeyStone Devices
  PDF, 320 Kb, File published: Dec 13, 2011
• Download
  Optimizing Loops on the C66x DSP
  PDF, 585 Kb, File published: Nov 9, 2010
• Download
  The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)
  PDF, 20 Kb, Revision: A, File published: Nov 10, 2010
  The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROM
• Download
  Clocking Design Guide for KeyStone Devices
  PDF, 1.5 Mb, File published: Nov 9, 2010
• Download
  DDR3 Design Requirements for KeyStone Devices (Rev. B)
  PDF, 582 Kb, Revision: B, File published: Jun 5, 2014
• Download
  Multicore Programming Guide (Rev. B)
  PDF, 1.8 Mb, Revision: B, File published: Aug 29, 2012
  As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicore
• Download
  TI DSP Benchmarking
  PDF, 62 Kb, File published: Jan 13, 2016
  This application report provides benchmarks for the C674x DSP core, the C66x DSP core and the ARMВ®CortexВ®-A15 core. This document also shows how to reproduce these benchmarks on specific hardware platforms.

Model Line

Manufacturer's Classification

• Semiconductors > Processors > Digital Signal Processors > C6000 DSP + ARM Processors > 66AK2x