Datasheet Texas Instruments SN74S20D
| Manufacturer | Texas Instruments |
| Series | SN74S20 |
| Part Number | SN74S20D |
Dual 4-input positive-NAND gates 14-SOIC 0 to 70
Datasheets
Dual 4-Input Positive-NAND Gates datasheet
PDF, 1.0 Mb, File published: Mar 1, 1988
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 14 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 50 |
| Carrier | TUBE |
| Device Marking | S20 |
| Width (mm) | 3.91 |
| Length (mm) | 8.65 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | Download |
Parametrics
| Bits | 2 |
| F @ Nom Voltage(Max) | 50 Mhz |
| ICC @ Nom Voltage(Max) | 0.011 mA |
| Operating Temperature Range | 0 to 70 C |
| Output Drive (IOL/IOH)(Max) | 0.4/-16 mA |
| Package Group | SOIC |
| Package Size: mm2:W x L | 14SOIC: 52 mm2: 6 x 8.65(SOIC) PKG |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | S |
| VCC(Max) | 5.25 V |
| VCC(Min) | 4.75 V |
| Voltage(Nom) | 5 V |
| tpd @ Nom Voltage(Max) | 22 ns |
Eco Plan
| RoHS | Compliant |
Model Line
Series: SN74S20 (5)
- SN74S20D SN74S20DR SN74S20N SN74S20N3 SN74S20NE4
Manufacturer's Classification
- Semiconductors > Logic > Gate > NAND Gate
