Datasheet Texas Instruments ADS42LB69

Manufacturer	Texas Instruments
Series	ADS42LB69

Dual-Channel, 16-Bit 250-MSPS Analog-to-Digital Converter (ADC)

Datasheets

Download

PDF, 3.4 Mb, Revision: F, File published: May 2, 2016

Extract from the document

Prices

Status

	ADS42LB69IRGC25	ADS42LB69IRGCR	ADS42LB69IRGCT
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes	No	No

Packaging

	ADS42LB69IRGC25	ADS42LB69IRGCR	ADS42LB69IRGCT
N	1	2	3
Pin	64	64	64
Package Type	RGC	RGC	RGC
Industry STD Term	VQFN	VQFN	VQFN
JEDEC Code	S-PQFP-N	S-PQFP-N	S-PQFP-N
Package QTY	25	2000	250
Carrier	SMALL T&R	LARGE T&R	SMALL T&R
Device Marking	AZ42LB69	AZ42LB69	AZ42LB69
Width (mm)	9	9	9
Length (mm)	9	9	9
Thickness (mm)	.88	.88	.88
Pitch (mm)	.5	.5	.5
Max Height (mm)	1	1	1
Mechanical Data	Download	Download	Download

Parametrics

Parameters / Models	ADS42LB69IRGC25	ADS42LB69IRGCR	ADS42LB69IRGCT
# Input Channels	2	2	2
Analog Input BW, MHz	900	900	900
Architecture	Pipeline	Pipeline	Pipeline
DNL(Max), +/-LSB	0.6	0.6	0.6
DNL(Typ), +/-LSB	0.6	0.6	0.6
ENOB, Bits	12.2	12.2	12.2
INL(Max), +/-LSB	3	3	3
INL(Typ), +/-LSB	3	3	3
Input Buffer	Yes	Yes	Yes
Input Range, Vp-p	2.5	2.5	2.5
Interface	DDR LVDS,QDR LVDS	DDR LVDS,QDR LVDS	DDR LVDS,QDR LVDS
Operating Temperature Range, C	-40 to 85	-40 to 85	-40 to 85
Package Group	VQFN	VQFN	VQFN
Package Size: mm2:W x L, PKG	64VQFN: 81 mm2: 9 x 9(VQFN)	64VQFN: 81 mm2: 9 x 9(VQFN)	64VQFN: 81 mm2: 9 x 9(VQFN)
Power Consumption(Typ), mW	1640	1640	1640
Rating	Catalog	Catalog	Catalog
Reference Mode	Int	Int	Int
Resolution, Bits	16	16	16
SFDR, dB	90	90	90
SINAD, dB	75.1	75.1	75.1
SNR, dB	75.8	75.8	75.8
Sample Rate(Max), MSPS	250	250	250

Eco Plan

	ADS42LB69IRGC25	ADS42LB69IRGCR	ADS42LB69IRGCT
RoHS	Compliant	Compliant	Compliant

Application Notes

Download
Correcting the Low-Frequency Response of the ADS42LBxx, ADS42JBxx for Time-Domai
PDF, 338 Kb, File published: May 2, 2016
In this application report, simple schemes are described to correct the low-frequency response of ADS42LBxx, ADS42JBxx family of analog-to-digital converters (ADCs). The described schemes are useful for time-domain applications where the ADC samples a low-frequency pulse signal. These schemes are simple to implement in either analog or digital domains with minimal changes to the bill of materials
Download
LMK04828 as a Clock Source for the ADS42JB69
PDF, 1.4 Mb, File published: Nov 14, 2012
ADS42JB69, ADS42LB69, LMK04828 LMK04828 as a clock source for the ADS42JB69
Download
Signal Chain Noise Figure Analysis
PDF, 615 Kb, File published: Oct 29, 2014
Download
Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
PDF, 1.2 Mb, Revision: A, File published: Jul 19, 2013
Download
Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
PDF, 2.0 Mb, Revision: A, File published: May 22, 2015
Download
Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
PDF, 69 Kb, Revision: A, File published: May 18, 2015
Download
A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
PDF, 425 Kb, Revision: B, File published: Oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
Download
Principles of Data Acquisition and Conversion (Rev. A)
PDF, 132 Kb, Revision: A, File published: Apr 16, 2015

Model Line

Series: ADS42LB69 (3)

ADS42LB69IRGC25 ADS42LB69IRGCR ADS42LB69IRGCT

Manufacturer's Classification

Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)