Datasheet Texas Instruments CD74HCT30
| Manufacturer | Texas Instruments |
| Series | CD74HCT30 |
High Speed CMOS Logic 8-Input NAND Gate
Datasheets
CD54/74HC30, CD54/74HCT30 datasheet
PDF, 821 Kb, Revision: D, File published: Aug 21, 2003
Extract from the document
Prices
Status
| CD74HCT30E | CD74HCT30EE4 | CD74HCT30M | CD74HCT30M96 | CD74HCT30MT | |
|---|---|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No | No | No | Yes |
Packaging
| CD74HCT30E | CD74HCT30EE4 | CD74HCT30M | CD74HCT30M96 | CD74HCT30MT | |
|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 |
| Pin | 14 | 14 | 14 | 14 | 14 |
| Package Type | N | N | D | D | D |
| Industry STD Term | PDIP | PDIP | SOIC | SOIC | SOIC |
| JEDEC Code | R-PDIP-T | R-PDIP-T | R-PDSO-G | R-PDSO-G | R-PDSO-G |
| Package QTY | 25 | 25 | 50 | 2500 | 250 |
| Carrier | TUBE | TUBE | TUBE | LARGE T&R | SMALL T&R |
| Device Marking | CD74HCT30E | CD74HCT30E | HCT30M | HCT30M | HCT30M |
| Width (mm) | 6.35 | 6.35 | 3.91 | 3.91 | 3.91 |
| Length (mm) | 19.3 | 19.3 | 8.65 | 8.65 | 8.65 |
| Thickness (mm) | 3.9 | 3.9 | 1.58 | 1.58 | 1.58 |
| Pitch (mm) | 2.54 | 2.54 | 1.27 | 1.27 | 1.27 |
| Max Height (mm) | 5.08 | 5.08 | 1.75 | 1.75 | 1.75 |
| Mechanical Data | Download | Download | Download | Download | Download |
Parametrics
| Parameters / Models | CD74HCT30E | CD74HCT30EE4 | CD74HCT30M | CD74HCT30M96 | CD74HCT30MT |
|---|---|---|---|---|---|
| Bits | 1 | 1 | 1 | 1 | 1 |
| F @ Nom Voltage(Max), Mhz | 25 | 25 | 25 | 25 | 25 |
| ICC @ Nom Voltage(Max), mA | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 |
| Operating Temperature Range, C | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 |
| Output Drive (IOL/IOH)(Max), mA | 4/-4 | 4/-4 | 4/-4 | 4/-4 | 4/-4 |
| Package Group | PDIP | PDIP | SOIC | SOIC | SOIC |
| Package Size: mm2:W x L, PKG | See datasheet (PDIP) | See datasheet (PDIP) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) |
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog |
| Schmitt Trigger | No | No | No | No | No |
| Technology Family | HCT | HCT | HCT | HCT | HCT |
| VCC(Max), V | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
| VCC(Min), V | 4.5 | 4.5 | 4.5 | 4.5 | 4.5 |
| Voltage(Nom), V | 5 | 5 | 5 | 5 | 5 |
| tpd @ Nom Voltage(Max), ns | 35 | 35 | 35 | 35 | 35 |
Eco Plan
| CD74HCT30E | CD74HCT30EE4 | CD74HCT30M | CD74HCT30M96 | CD74HCT30MT | |
|---|---|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant | Compliant | Compliant |
| Pb Free | Yes | Yes |
Model Line
Series: CD74HCT30 (5)
Manufacturer's Classification
- Semiconductors> Logic> Gate> NAND Gate
