Datasheet Linear Technology LTC2261-14

Datasheets

Prices

Packaging

Parametrics

Eco Plan

Other Options

LTC2259-14 LTC2259-14 LTC2260-14 LTC2260-14

Design Notes

• Download
  A Low Power, Direct-to-Digital IF Receiver with Variable Gain &mdash DN482
  PDF, 87 Kb, File published: Aug 3, 2010
  Extract from the document

  A Low Power, Direct-to-Digital IF Receiver with Variable Gain
  Design Note 482
  Walter Strifler In the face of these problems, basestation receivers
  often require a robust solution that is achieved using
  tried-and-true system methods of downconversion to
  an intermediate frequency (IF) in the range of 70MHz to
  240MHz. Demodulating and decoding the IF signal can
  be performed by various means, but an increasingly
  popular and cost-effective method is direct-to-digital IF
  conversion using the recent generation of high speed,
  low power pipeline data converters available from Linear
  Technology.
  This design note describes a variable gain amplifier plus
  analog-to-digital converter (VGA + ADC) combination
  circuit that preserves the IF receiver dynamic range over
  a 31dB gain adjust range and effectively demodulates and
  digitizes both the I and Q information in a single step.
  The combination LTC В®6412 VGA and LTC2261 14-bit
  ADC circuit subsamples a 140MHz WCDMA IF channel at
  125Msps and provides an equivalent input NF and IP3 that
  rivals some of the best laboratory spectrum analyzers,
  while consuming less than 0.5W of power.
  IF Receiver Performance …

Articles

• Download
  New Generation of 14-Bit 150Msps ADCs Dissipates a Third the Power of the Previous Generation without Sacrificing AC Performance &mdash LT Journal
  PDF, 545 Kb, File published: Dec 1, 2009
  Extract from the document

  DESIGN FEATURES L New Generation of 14-Bit 150Msps
  ADCs Dissipates a Third the Power
  of the Previous Generation without
  Sacrificing AC Performance
  by Clarence Mayott Introduction Low Power, High Performance
  The LTC2262 family includes 14and 12-bit ADCs that span sampling
  rates from 25Msps (which can sample
  down to 1Msps) to 150Msps, while
  consuming approximately 1mW for
  every megasample-per-second. For
  instance, the LTC2262-14 is a 14bit, 150Msps ADC that consumes
  only 149mW of power from a 1.8V
  supply.
  It is important to note that the
  ultralow power dissipation for this
  pipelined ADC architecture comes
  without sacrificing performance. The
  LTC2262-14 has a typical signalto-noise ratio (SNR) of 72.8dB and
  SFDR of 88dB at baseband. Figure 1
  shows the typical AC performance of
  Linear Technology Magazine December 2009 where high temperatures can degrade
  SNR. 0
  –10 …

Model Line

Manufacturer's Classification

• Data Conversion > Analog-to-Digital Converters (ADC) > High Speed ADCs (Fs >=10Msps)