Datasheet Microchip TN5335
| Manufacturer | Microchip |
| Series | TN5335 |
This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process
Datasheets
TN5335 Datasheet - N-Channel Enhancement-Mode Vertical DMOS FET
PDF, 669 Kb, Revision: 06-27-2014
Extract from the document
Status
| TN5335K1-G | TN5335N8-G | |
|---|---|---|
| Lifecycle Status | Production (Appropriate for new designs but newer alternatives may exist) | Production (Appropriate for new designs but newer alternatives may exist) |
Packaging
| TN5335K1-G | TN5335N8-G | |
|---|---|---|
| N | 1 | 2 |
| Package | SOT-23 | SOT-89 |
| Pins | 3 | 3 |
Parametrics
| Parameters / Models | TN5335K1-G | TN5335N8-G |
|---|---|---|
| BVdss min, V | 350 | 350 |
| CISSmax, pF | 110 | 110 |
| Operating Temperature Range, °C | -55 to +150 | -55 to +150 |
| Rds, on) max | 15 | 15 |
| Vgs(th) max, V | 2.0 | 2.0 |
Eco Plan
| TN5335K1-G | TN5335N8-G | |
|---|---|---|
| RoHS | Compliant | Compliant |
Model Line
Series: TN5335 (2)