Datasheet Microchip TP2104
| Manufacturer | Microchip |
| Series | TP2104 |
This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process
Datasheets
TP2104 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 738 Kb, Revision: 06-27-2014
Extract from the document
Status
| TP2104K1-G | TP2104N3-G | TP2104N3-G-P003 | |
|---|---|---|---|
| Lifecycle Status | Production (Appropriate for new designs but newer alternatives may exist) | Production (Appropriate for new designs but newer alternatives may exist) | Production (Appropriate for new designs but newer alternatives may exist) |
Packaging
| TP2104K1-G | TP2104N3-G | TP2104N3-G-P003 | |
|---|---|---|---|
| N | 1 | 2 | 3 |
| Package | SOT-23 | TO-92 | TO-92 |
| Pins | 3 | 3 | 3 |
Parametrics
| Parameters / Models | TP2104K1-G | TP2104N3-G | TP2104N3-G-P003 |
|---|---|---|---|
| BVdss min, V | -40 | -40 | -40 |
| CISSmax, pF | 60 | 60 | 60 |
| Operating Temperature Range, °C | -55 to +150 | -55 to +150 | -55 to +150 |
| Rds, on) max | 6 | 6 | 6 |
| Vgs(th) max, V | -2.0 | -2.0 | -2.0 |
Eco Plan
| TP2104K1-G | TP2104N3-G | TP2104N3-G-P003 | |
|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant |
Model Line
Series: TP2104 (3)