Datasheet Microchip TP2640
| Manufacturer | Microchip |
| Series | TP2640 |
This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process
Datasheets
TP2640 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 727 Kb, Revision: 06-27-2014
Extract from the document
Status
| TP2640LG-G | TP2640N3-G | |
|---|---|---|
| Lifecycle Status | Production (Appropriate for new designs but newer alternatives may exist) | Production (Appropriate for new designs but newer alternatives may exist) |
Packaging
| TP2640LG-G | TP2640N3-G | |
|---|---|---|
| N | 1 | 2 |
| Package | SOIC | TO-92 |
| Pins | 8 | 3 |
Parametrics
| Parameters / Models | TP2640LG-G | TP2640N3-G |
|---|---|---|
| BVdss min, V | -400 | -400 |
| CISSmax, pF | 300 | 300 |
| Operating Temperature Range, °C | -55 to +150 | -55 to +150 |
| Rds, on) max | 15 | 15 |
| Vgs(th) max, V | -2.0 | -2.0 |
Eco Plan
| TP2640LG-G | TP2640N3-G | |
|---|---|---|
| RoHS | Compliant | Compliant |
Model Line
Series: TP2640 (2)