Datasheet Microchip VP3203
| Manufacturer | Microchip |
| Series | VP3203 |
This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process
Datasheets
VP3203 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 714 Kb, Revision: 06-27-2014
Extract from the document
Status
| VP3203N3-G | VP3203N8-G | |
|---|---|---|
| Lifecycle Status | Production (Appropriate for new designs but newer alternatives may exist) | Production (Appropriate for new designs but newer alternatives may exist) |
Packaging
| VP3203N3-G | VP3203N8-G | |
|---|---|---|
| N | 1 | 2 |
| Package | TO-92 | SOT-89 |
| Pins | 3 | 3 |
Parametrics
| Parameters / Models | VP3203N3-G | VP3203N8-G |
|---|---|---|
| BVdss min, V | -30 | -30 |
| CISSmax, pF | 300 | 300 |
| Operating Temperature Range, °C | -55 to +150 | -55 to +150 |
| Rds, on) max | 0.6 | 0.6 |
| Vgs(th) max, V | -3.5 | -3.5 |
Eco Plan
| VP3203N3-G | VP3203N8-G | |
|---|---|---|
| RoHS | Compliant | Compliant |
Model Line
Series: VP3203 (2)