NOT RECOMMENDED FOR NEW DESIGNS в–
в–
в–
в–
в–
в– 9-bit ideal for byte-parity applications
3-state TTL outputs
Flow-through configuration
Extra TTL and ECL power/ground pins to minimize
switching noise
ECL and TTL 3-state control inputs
4.8ns max. delay into 50pF, 9.6ns into 200pF (all
outputs switching)
PNP TTL inputs for low loading
Choice of ECL compatibility: MECL 10KH (10Hxxx)
or 100K (100Hxxx)
Fully compatible with MC10H/100H601
Available in 28-pin PLCC package The SY10/100H601 are 9-bit, dual supply ECL-to-TTL
translators. Devices in the Micrel 9-bit translator series
utilize the 28-lead PLCC for optimal power pinning, signal
flow-through and electrical performance.
The devices feature a 48mA TTL output stage and AC
performance is specified into both a 50pF and 200pF …
