Datasheet Microchip SY56017R
The SY56017R is a fully differential, low voltage 1
- Download » Datasheet PDF, 488 Kb, File published: Nov 11, 2015
SY56017R Data Sheet
Low Voltage 1.2V/1.8V/2.5V CML 2:1 MUX
6.4Gbps with Equalization Preliminary
The SY56017R is a fully differential, low voltage
1.2V/1.8V/2.5V CML 2:1 MUX with input equalization.
The SY56017R can process clock signals as fast as 4.5
GHz or data patterns up to 6.4Gbps.
The differential input includes MicrelвЂ™s unique, 3-pin input
termination architecture that interfaces to CML differential
signals, without any level-shifting or termination resistor
networks in the signal path. The differential input can also
accept AC-coupled LVPECL and LVDS signals. Input
voltages as small as 200mV (400mVpp) are applied
before the 9вЂќ, 18вЂќ or 27вЂќ FR4 transmission line. For ACcoupled input interface applications, an internal voltage
reference is provided to bias the VT pin. The outputs are
CML, with extremely fast rise/fall times guaranteed to be
less than 80ps.
The SY56017R operates from a 2.5V В±5% core supply
and a 1.2V, 1.8V or 2.5V В±5% output supply and is
guaranteed over the full industrial temperature range
(вЂ“40В°C to +85В°C). The SY56017R is part of MicrelвЂ™s highВ®
speed, Precision Edge product line. ...
|Lifecycle Status||Production (Appropriate for new designs but newer alternatives may exist)||Production (Appropriate for new designs but newer alternatives may exist)|
|Operating Temperature Range, °C||-40 to +85||-40 to +85|
|Output Data Rate, Max||6.4||6.4|
|Output Frequency, Max||3.2||3.2|
|Propagation Delay, Max||280||280|
|Supply Voltage, V||2.5V||2.5V|
|Within Device Skew, Max||20||20|
- Clock and Timing > Clock and Data Distribution > Multiplexers