Datasheet AD8251 (Analog Devices) - 5

link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD8251 Parameter Conditions Min Typ Max Unit
Settling Time 0.001% ΔOUT = 10 V step G = 1 785 ns G = 2 700 ns G = 4 700 ns G = 8 770 ns Slew Rate G = 1 20 V/μs G = 2 30 V/μs G = 4 30 V/μs G = 8 30 V/μs Total Harmonic Distortion + Noise f = 1 kHz, RL = 10 kΩ, ±10 V, −110 dB G = 1, 10 Hz to 22 kHz band- pass filter GAIN Gain Range G = 1, 2, 4, 8 1 8 V/V Gain Error OUT = ±10 V G = 1 0.03 % G = 2, 4, 8 0.04 % Gain Nonlinearity OUT = −10 V to +10 V G = 1 RL = 10 kΩ, 2 kΩ, 600 Ω 9 ppm G = 2 RL = 10 kΩ, 2 kΩ, 600 Ω 12 ppm G = 4 RL = 10 kΩ, 2 kΩ, 600 Ω 12 ppm G = 8 RL = 10 kΩ, 2 kΩ, 600 Ω 15 ppm Gain vs. Temperature All gains 3 10 ppm/°C INPUT Input Impedance Differential 5.3||0.5 GΩ||pF Common Mode 1.25||2 GΩ||pF Input Operating Voltage Range VS = ±5 V to ±15 V −VS + 1.5 +VS − 1.5 V Over Temperature T = −40°C to +85°C −VS + 1.6 +VS − 1.7 V OUTPUT Output Swing −13.5 +13.5 V Over Temperature T = −40°C to +85°C −13.5 +13.5 V Short-Circuit Current 37 mA REFERENCE INPUT RIN 20 kΩ IIN +IN, −IN, REF = 0 1 μA Voltage Range −VS +VS V Gain to Output 1 ± 0.0001 V/V DIGITAL LOGIC Digital Ground Voltage, DGND Referred to GND −VS + 4.25 0 +VS − 2.7 V Digital Input Voltage Low Referred to GND DGND 2.1 V Digital Input Voltage High Referred to GND 2.8 +VS V Digital Input Current 1 μA Gain Switching Time1 325 ns tSU See Figure 3 timing diagram 20 ns tHD See Figure 3 timing diagram 10 ns t WR -LOW See Figure 3 timing diagram 20 ns t WR -HIGH See Figure 3 timing diagram 40 ns Rev. B | Page 4 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION GAIN SELECTION Transparent Gain Mode Latched Gain Mode Timing for Latched Gain Mode POWER SUPPLY REGULATION AND BYPASSING INPUT BIAS CURRENT RETURN PATH INPUT PROTECTION REFERENCE TERMINAL COMMON-MODE INPUT VOLTAGE RANGE LAYOUT Grounding Coupling Noise Common-Mode Rejection RF INTERFERENCE DRIVING AN ADC APPLICATIONS DIFFERENTIAL OUTPUT SETTING GAINS WITH A MICROCONTROLLER DATA ACQUISITION OUTLINE DIMENSIONS ORDERING GUIDE