Datasheet MCP6061, MCP6062, MCP6064 (Microchip) - 10
| Manufacturer | Microchip |
| Description | The Microchip Technology MCP6061/2/4 family of operational amplifiers (op amps) has low input offset voltage (±150 µV, maximum) and rail-to-rail input and output operation |
| Pages / Page | 40 / 10 — MCP6061/2/4. Note:. 150. 1.2. 180. ) 145. 1.1. 160. d 140. 1.0. 140. Gain … |
| File Format / Size | PDF / 1.3 Mb |
| Document Language | English |
MCP6061/2/4. Note:. 150. 1.2. 180. ) 145. 1.1. 160. d 140. 1.0. 140. Gain Bandwidth Product. 135. rod. ain. 0.9. 120. G 130. z) 0.8. 100. arg. 125. 0.7. (MH. andw. 0.6
Model Line for this Datasheet
Text Version of Document
MCP6061/2/4 Note:
Unless otherwise indicated, T ≈ A = +25°C, VDD = +1.8V to +6.0V, VSS = GND, VCM = VDD/2, VOUT VDD/2, VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
150 1.2 180 ) 145 t B 1.1 160 d 140 uc ( 1.0 140 Gain Bandwidth Product °) 135 rod ( ain P 0.9 120 in G 130 p th z) 0.8 100 o arg 125 id M Lo 0.7 (MH 80 120 e en andw 0.6 60 as p 115 B h 0.5 VDD = 6.0V Phase Margin 40 P -O 110 R in C L = 10 kΩ a D V G 0.4 20 105 SS + 0.2V < VOUT < VDD - 0.2V 0.3 0 100 0 5 0 5 0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 -0.5 0.0 0.5 1.0 1.5 2. 2. 3. 3. 4. 4.5 5.0 5.5 6.0 6.5 Power Supply Voltage (V) Common Mode Input Voltage (V) FIGURE 2-19:
DC Open-Loop Gain vs.
FIGURE 2-22:
Gain Bandwidth Product, Power Supply Voltage. Phase Margin vs. Common Mode Input Voltage.
150 1.2 180 ) 145 B t 1.1 160 V 140 DD = 6.0V (d uc 1.0 140 in 135 od Gain Bandwidth Product a 0.9 120 (°) G 130 Pr in p th rg o z) 0.8 100 125 id H a (M 0.7 80 120 n Lo VDD = 1.8V e andw ase M p 115 0.6 60 B h -O P 110 in 0.5 40 C Large Signal A a VDD = 6.0V Phase Margin D OL 105 G 0.4 20 100 0.3 0 0.00 0.05 0.10 0.15 0.20 0.25 -50 -25 0 25 50 75 100 125 Output Voltage Headroom (V) Ambient Temperature (°) FIGURE 2-20:
DC Open-Loop Gain vs.
FIGURE 2-23:
Gain Bandwidth Product, Output Voltage Headroom. Phase Margin vs. Ambient Temperature.
140 1.2 180 ion 1.1 160 130 arat uct 1 140 ep 120 rod (°) l S 0.9 P Gain Bandwidth Product 120 in ne th B) z) 0.8 100 110 arg an id h (d (MH 0.7 80 e M C s o 100 andw 0.6 60 B el t Pha n in 0.5 40 90 a V Input Referred DD = 1.8V Phase Margin an G 0.4 20 h C 80 0.3 0 1.0E+02 1.0E+03 1.0E+04 1.0E+05 1.0E+06 100 1k 10k 100k 1M -50 -25 0 25 50 75 100 125 Frequency (Hz) Frequency (Hz) Ambient Temperature (°) FIGURE 2-21:
Channel-to-Channel
FIGURE 2-24:
Gain Bandwidth Product, Separation vs. Frequency (MCP6062/4 only). Phase Margin vs. Ambient Temperature. DS22189B-page 10 © 2010 Microchip Technology Inc. Document Outline MCP6061/2/4 Features Applications Design Aids Typical Application Description Package Types Notes: 1.0 Electrical Characteristics 1.1 Absolute Maximum Ratings † 1.2 Specifications 1.3 Test Circuits EQUATION 1-1: FIGURE 1-1: AC and DC Test Circuit for Most Specifications. Notes: 2.0 Typical Performance Curves FIGURE 2-1: Input Offset Voltage with VDD = 3.0V. FIGURE 2-2: Input Offset Voltage Drift with VDD = 3.0V and TA £ +85°C. FIGURE 2-3: Input Offset Voltage Drift with VDD = 3.0V and TA ³ +85°C. FIGURE 2-4: Input Offset Voltage vs. Common Mode Input Voltage with VDD = 6.0V. FIGURE 2-5: Input Offset Voltage vs. Common Mode Input Voltage with VDD = 3.0V. FIGURE 2-6: Input Offset Voltage vs. Common Mode Input Voltage with VDD = 1.8V. FIGURE 2-7: Input Offset Voltage vs. Output Voltage. FIGURE 2-8: Input Offset Voltage vs. Power Supply Voltage. FIGURE 2-9: Input Noise Voltage Density vs. Frequency. FIGURE 2-10: Input Noise Voltage Density vs. Common Mode Input Voltage. FIGURE 2-11: CMRR, PSRR vs. Frequency. FIGURE 2-12: CMRR, PSRR vs. Ambient Temperature. FIGURE 2-13: Common Mode Input Voltage Range Limit vs. Ambient Temperature. FIGURE 2-14: Input Bias, Offset Currents vs. Ambient Temperature. FIGURE 2-15: Input Bias Current vs. Common Mode Input Voltage. FIGURE 2-16: Quiescent Current vs Ambient Temperature with VCM = 0.9VDD. FIGURE 2-17: Quiescent Current vs. Power Supply Voltage with VCM = 0.9VDD. FIGURE 2-18: Open-Loop Gain, Phase vs. Frequency. FIGURE 2-19: DC Open-Loop Gain vs. Power Supply Voltage. FIGURE 2-20: DC Open-Loop Gain vs. Output Voltage Headroom. FIGURE 2-21: Channel-to-Channel Separation vs. Frequency (MCP6062/4 only). FIGURE 2-22: Gain Bandwidth Product, Phase Margin vs. Common Mode Input Voltage. FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature. FIGURE 2-24: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature. FIGURE 2-25: Output Short Circuit Current vs. Power Supply Voltage. FIGURE 2-26: Output Voltage Swing vs. Frequency. FIGURE 2-27: Ratio of Output Voltage Headroom to Output Current vs. Output Current. FIGURE 2-28: Output Voltage Headroom vs. Ambient Temperature. FIGURE 2-29: Slew Rate vs. Ambient Temperature. FIGURE 2-30: Small Signal Non-Inverting Pulse Response. FIGURE 2-31: Small Signal Inverting Pulse Response. FIGURE 2-32: Large Signal Non-Inverting Pulse Response. FIGURE 2-33: Large Signal Inverting Pulse Response. FIGURE 2-34: The MCP6061/2/4 Shows No Phase Reversal. FIGURE 2-35: Closed Loop Output Impedance vs. Frequency. FIGURE 2-36: Measured Input Current vs. Input Voltage (below VSS). 3.0 Pin Descriptions TABLE 3-1: Pin Function Table 3.1 Analog Outputs 3.2 Analog Inputs 3.3 Power Supply Pins 3.4 Exposed Thermal Pad (EP) Notes: 4.0 Application Information 4.1 Rail-to-Rail Input 4.1.1 Phase Reversal 4.1.2 Input Voltage Limits FIGURE 4-1: Simplified Analog Input ESD Structures. FIGURE 4-2: Protecting the Analog Inputs. 4.1.3 Input Current Limits FIGURE 4-3: Protecting the Analog Inputs. 4.1.4 Normal Operation 4.2 Rail-to-Rail Output 4.3 Capacitive Loads FIGURE 4-4: Output Resistor, RISO Stabilizes Large Capacitive Loads. FIGURE 4-5: Recommended RISO Values for Capacitive Loads. 4.4 Supply Bypass 4.5 Unused Op Amps FIGURE 4-6: Unused Op Amps. 4.6 PCB Surface Leakage FIGURE 4-7: Example Guard Ring Layout for Inverting Gain. 1. Non-inverting Gain and Unity-Gain Buffer: a) Connect the non-inverting pin (VIN+) to the input with a wire that does not touch the PCB surface. b) Connect the guard ring to the inverting input pin (VIN–). This biases the guard ring to the common mode input voltage. 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors): a) Connect the guard ring to the non-inverting input pin (VIN+). This biases the guard ring to the same reference voltage as the op amp (e.g., VDD/2 or ground). b) Connect the inverting pin (VIN–) to the input with a wire that does not touch the PCB surface. 4.7 Application Circuits 4.7.1 Gyrator FIGURE 4-8: Gyrator. 4.7.2 Instrumentation Amplifier FIGURE 4-9: Two Op Amp Instrumentation Amplifier. 4.7.3 Precision Comparator FIGURE 4-10: Precision, Non-inverting Comparator. 5.0 Design Aids 5.1 SPICE Macro Model 5.2 FilterLab® Software 5.3 Microchip Advanced Part Selector (MAPS) 5.4 Analog Demonstration and Evaluation Boards 5.5 Application Notes Notes: 6.0 Packaging Information 6.1 Package Marking Information 60 µA, High Precision Op Amps Appendix A: Revision History Revision B (December 2010) 1. Added new SOT-23-5 package type for MCP6061 device. 2. Corrected Figures 2-13, 2-22, 2-23, 2-24 and 2-28 in Section 2.0 “Typical Performance Curves”. 3. Modified Table 3-1 to show the pin column for MCP6061, SOT-23-5 package. 4. Updated Section 4.1.2 “Input Voltage Limits”. 5. Added Section 4.1.3 “Input Current Limits”. 6. Added new document item in Section 5.5 “Application Notes”. 7. Updated the package markings information and drawings. 8. Updated the Product Identification System page. Revision A (June 2009) Notes: a) MCP6061T-E/OT: Tape and Reel, 5LD SOT-23 pkg b) MCP6061-E/SN: 8LD SOIC pkg c) MCP6061T-E/SN: Tape and Reel, 8LD SOIC pkg d) MCP6061T-E/MNY: Tape and Reel, 8LD 2x3 TDFN pkg a) MCP6062-E/SN: 8LD SOIC pkg b) MCP6062T-E/SN: Tape and Reel, 8LD SOIC pkg c) MCP6062T-E/MNY: Tape and Reel 8LD 2x3 TDFN pkg a) MCP6064-E/SL: 14LD SOIC pkg b) MCP6064T-E/SL: Tape and Reel, 14LD SOIC pkg c) MCP6064-E/ST: 14LD TSSOP pkg d) MCP6064T-E/ST: Tape and Reel, 14LD TSSOP pkg Notes: Corporate Office Atlanta Boston Chicago Cleveland Fax: 216-447-0643 Dallas Detroit Kokomo Toronto Fax: 852-2401-3431 Australia - Sydney China - Beijing China - Shanghai India - Bangalore Korea - Daegu Korea - Seoul Singapore Taiwan - Taipei Fax: 43-7242-2244-393 Denmark - Copenhagen France - Paris Germany - Munich Italy - Milan Spain - Madrid UK - Wokingham Worldwide Sales and Service Trademarks Worldwide Sales
Unless otherwise indicated, T ≈ A = +25°C, VDD = +1.8V to +6.0V, VSS = GND, VCM = VDD/2, VOUT VDD/2, VL = VDD/2, RL = 10 kΩ to VL and CL = 60 pF.
150 1.2 180 ) 145 t B 1.1 160 d 140 uc ( 1.0 140 Gain Bandwidth Product °) 135 rod ( ain P 0.9 120 in G 130 p th z) 0.8 100 o arg 125 id M Lo 0.7 (MH 80 120 e en andw 0.6 60 as p 115 B h 0.5 VDD = 6.0V Phase Margin 40 P -O 110 R in C L = 10 kΩ a D V G 0.4 20 105 SS + 0.2V < VOUT < VDD - 0.2V 0.3 0 100 0 5 0 5 0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 -0.5 0.0 0.5 1.0 1.5 2. 2. 3. 3. 4. 4.5 5.0 5.5 6.0 6.5 Power Supply Voltage (V) Common Mode Input Voltage (V) FIGURE 2-19:
DC Open-Loop Gain vs.
FIGURE 2-22:
Gain Bandwidth Product, Power Supply Voltage. Phase Margin vs. Common Mode Input Voltage.
150 1.2 180 ) 145 B t 1.1 160 V 140 DD = 6.0V (d uc 1.0 140 in 135 od Gain Bandwidth Product a 0.9 120 (°) G 130 Pr in p th rg o z) 0.8 100 125 id H a (M 0.7 80 120 n Lo VDD = 1.8V e andw ase M p 115 0.6 60 B h -O P 110 in 0.5 40 C Large Signal A a VDD = 6.0V Phase Margin D OL 105 G 0.4 20 100 0.3 0 0.00 0.05 0.10 0.15 0.20 0.25 -50 -25 0 25 50 75 100 125 Output Voltage Headroom (V) Ambient Temperature (°) FIGURE 2-20:
DC Open-Loop Gain vs.
FIGURE 2-23:
Gain Bandwidth Product, Output Voltage Headroom. Phase Margin vs. Ambient Temperature.
140 1.2 180 ion 1.1 160 130 arat uct 1 140 ep 120 rod (°) l S 0.9 P Gain Bandwidth Product 120 in ne th B) z) 0.8 100 110 arg an id h (d (MH 0.7 80 e M C s o 100 andw 0.6 60 B el t Pha n in 0.5 40 90 a V Input Referred DD = 1.8V Phase Margin an G 0.4 20 h C 80 0.3 0 1.0E+02 1.0E+03 1.0E+04 1.0E+05 1.0E+06 100 1k 10k 100k 1M -50 -25 0 25 50 75 100 125 Frequency (Hz) Frequency (Hz) Ambient Temperature (°) FIGURE 2-21:
Channel-to-Channel
FIGURE 2-24:
Gain Bandwidth Product, Separation vs. Frequency (MCP6062/4 only). Phase Margin vs. Ambient Temperature. DS22189B-page 10 © 2010 Microchip Technology Inc. Document Outline MCP6061/2/4 Features Applications Design Aids Typical Application Description Package Types Notes: 1.0 Electrical Characteristics 1.1 Absolute Maximum Ratings † 1.2 Specifications 1.3 Test Circuits EQUATION 1-1: FIGURE 1-1: AC and DC Test Circuit for Most Specifications. Notes: 2.0 Typical Performance Curves FIGURE 2-1: Input Offset Voltage with VDD = 3.0V. FIGURE 2-2: Input Offset Voltage Drift with VDD = 3.0V and TA £ +85°C. FIGURE 2-3: Input Offset Voltage Drift with VDD = 3.0V and TA ³ +85°C. FIGURE 2-4: Input Offset Voltage vs. Common Mode Input Voltage with VDD = 6.0V. FIGURE 2-5: Input Offset Voltage vs. Common Mode Input Voltage with VDD = 3.0V. FIGURE 2-6: Input Offset Voltage vs. Common Mode Input Voltage with VDD = 1.8V. FIGURE 2-7: Input Offset Voltage vs. Output Voltage. FIGURE 2-8: Input Offset Voltage vs. Power Supply Voltage. FIGURE 2-9: Input Noise Voltage Density vs. Frequency. FIGURE 2-10: Input Noise Voltage Density vs. Common Mode Input Voltage. FIGURE 2-11: CMRR, PSRR vs. Frequency. FIGURE 2-12: CMRR, PSRR vs. Ambient Temperature. FIGURE 2-13: Common Mode Input Voltage Range Limit vs. Ambient Temperature. FIGURE 2-14: Input Bias, Offset Currents vs. Ambient Temperature. FIGURE 2-15: Input Bias Current vs. Common Mode Input Voltage. FIGURE 2-16: Quiescent Current vs Ambient Temperature with VCM = 0.9VDD. FIGURE 2-17: Quiescent Current vs. Power Supply Voltage with VCM = 0.9VDD. FIGURE 2-18: Open-Loop Gain, Phase vs. Frequency. FIGURE 2-19: DC Open-Loop Gain vs. Power Supply Voltage. FIGURE 2-20: DC Open-Loop Gain vs. Output Voltage Headroom. FIGURE 2-21: Channel-to-Channel Separation vs. Frequency (MCP6062/4 only). FIGURE 2-22: Gain Bandwidth Product, Phase Margin vs. Common Mode Input Voltage. FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature. FIGURE 2-24: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature. FIGURE 2-25: Output Short Circuit Current vs. Power Supply Voltage. FIGURE 2-26: Output Voltage Swing vs. Frequency. FIGURE 2-27: Ratio of Output Voltage Headroom to Output Current vs. Output Current. FIGURE 2-28: Output Voltage Headroom vs. Ambient Temperature. FIGURE 2-29: Slew Rate vs. Ambient Temperature. FIGURE 2-30: Small Signal Non-Inverting Pulse Response. FIGURE 2-31: Small Signal Inverting Pulse Response. FIGURE 2-32: Large Signal Non-Inverting Pulse Response. FIGURE 2-33: Large Signal Inverting Pulse Response. FIGURE 2-34: The MCP6061/2/4 Shows No Phase Reversal. FIGURE 2-35: Closed Loop Output Impedance vs. Frequency. FIGURE 2-36: Measured Input Current vs. Input Voltage (below VSS). 3.0 Pin Descriptions TABLE 3-1: Pin Function Table 3.1 Analog Outputs 3.2 Analog Inputs 3.3 Power Supply Pins 3.4 Exposed Thermal Pad (EP) Notes: 4.0 Application Information 4.1 Rail-to-Rail Input 4.1.1 Phase Reversal 4.1.2 Input Voltage Limits FIGURE 4-1: Simplified Analog Input ESD Structures. FIGURE 4-2: Protecting the Analog Inputs. 4.1.3 Input Current Limits FIGURE 4-3: Protecting the Analog Inputs. 4.1.4 Normal Operation 4.2 Rail-to-Rail Output 4.3 Capacitive Loads FIGURE 4-4: Output Resistor, RISO Stabilizes Large Capacitive Loads. FIGURE 4-5: Recommended RISO Values for Capacitive Loads. 4.4 Supply Bypass 4.5 Unused Op Amps FIGURE 4-6: Unused Op Amps. 4.6 PCB Surface Leakage FIGURE 4-7: Example Guard Ring Layout for Inverting Gain. 1. Non-inverting Gain and Unity-Gain Buffer: a) Connect the non-inverting pin (VIN+) to the input with a wire that does not touch the PCB surface. b) Connect the guard ring to the inverting input pin (VIN–). This biases the guard ring to the common mode input voltage. 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors): a) Connect the guard ring to the non-inverting input pin (VIN+). This biases the guard ring to the same reference voltage as the op amp (e.g., VDD/2 or ground). b) Connect the inverting pin (VIN–) to the input with a wire that does not touch the PCB surface. 4.7 Application Circuits 4.7.1 Gyrator FIGURE 4-8: Gyrator. 4.7.2 Instrumentation Amplifier FIGURE 4-9: Two Op Amp Instrumentation Amplifier. 4.7.3 Precision Comparator FIGURE 4-10: Precision, Non-inverting Comparator. 5.0 Design Aids 5.1 SPICE Macro Model 5.2 FilterLab® Software 5.3 Microchip Advanced Part Selector (MAPS) 5.4 Analog Demonstration and Evaluation Boards 5.5 Application Notes Notes: 6.0 Packaging Information 6.1 Package Marking Information 60 µA, High Precision Op Amps Appendix A: Revision History Revision B (December 2010) 1. Added new SOT-23-5 package type for MCP6061 device. 2. Corrected Figures 2-13, 2-22, 2-23, 2-24 and 2-28 in Section 2.0 “Typical Performance Curves”. 3. Modified Table 3-1 to show the pin column for MCP6061, SOT-23-5 package. 4. Updated Section 4.1.2 “Input Voltage Limits”. 5. Added Section 4.1.3 “Input Current Limits”. 6. Added new document item in Section 5.5 “Application Notes”. 7. Updated the package markings information and drawings. 8. Updated the Product Identification System page. Revision A (June 2009) Notes: a) MCP6061T-E/OT: Tape and Reel, 5LD SOT-23 pkg b) MCP6061-E/SN: 8LD SOIC pkg c) MCP6061T-E/SN: Tape and Reel, 8LD SOIC pkg d) MCP6061T-E/MNY: Tape and Reel, 8LD 2x3 TDFN pkg a) MCP6062-E/SN: 8LD SOIC pkg b) MCP6062T-E/SN: Tape and Reel, 8LD SOIC pkg c) MCP6062T-E/MNY: Tape and Reel 8LD 2x3 TDFN pkg a) MCP6064-E/SL: 14LD SOIC pkg b) MCP6064T-E/SL: Tape and Reel, 14LD SOIC pkg c) MCP6064-E/ST: 14LD TSSOP pkg d) MCP6064T-E/ST: Tape and Reel, 14LD TSSOP pkg Notes: Corporate Office Atlanta Boston Chicago Cleveland Fax: 216-447-0643 Dallas Detroit Kokomo Toronto Fax: 852-2401-3431 Australia - Sydney China - Beijing China - Shanghai India - Bangalore Korea - Daegu Korea - Seoul Singapore Taiwan - Taipei Fax: 43-7242-2244-393 Denmark - Copenhagen France - Paris Germany - Munich Italy - Milan Spain - Madrid UK - Wokingham Worldwide Sales and Service Trademarks Worldwide Sales
