Datasheet ADE7116, ADE7166, ADE7169, ADE7566, ADE7569 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver |
| Pages / Page | 152 / 2 — ADE7116/ADE7166/ADE7169/ADE7566/ADE7569. Data Sheet. TABLE OF CONTENTS |
| Revision | C |
| File Format / Size | PDF / 2.3 Mb |
| Document Language | English |
ADE7116/ADE7166/ADE7169/ADE7566/ADE7569. Data Sheet. TABLE OF CONTENTS
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 6 link to page 6 link to page 7 link to page 8 link to page 10 link to page 15 link to page 15 link to page 15 link to page 16 link to page 22 link to page 25 link to page 26 link to page 27 link to page 30 link to page 30 link to page 33 link to page 33 link to page 34 link to page 36 link to page 38 link to page 38 link to page 38 link to page 38 link to page 39 link to page 40 link to page 40 link to page 41 link to page 41 link to page 41 link to page 44 link to page 45 link to page 48 link to page 50 link to page 51 link to page 55 link to page 56 link to page 56 link to page 58 link to page 60 link to page 60 link to page 63 link to page 65 link to page 68 link to page 69 link to page 73 link to page 74 link to page 75 link to page 76 link to page 77 link to page 77 link to page 78 link to page 80 link to page 80 link to page 81 link to page 83 link to page 83 link to page 85 link to page 86 link to page 86 link to page 87 link to page 89 link to page 91 link to page 91 link to page 93 link to page 94 link to page 94 link to page 94 link to page 94 link to page 95 link to page 96 link to page 98 link to page 98 link to page 98 link to page 99
ADE7116/ADE7166/ADE7169/ADE7566/ADE7569 Data Sheet TABLE OF CONTENTS
General Features ... 1 Fault Detection ... 55 Energy Measurement Features .. 1 di/dt Current Sensor and Digital Integrator for the Microprocessor Features .. 1 ADE7169/ADE7569 ... 56 Revision History ... 3 Power Quality Measurements ... 58 General Description ... 4 Phase Compensation ... 60 Functional Block Diagrams ... 4 RMS Calculation .. 60 Specifications ... 6 Active Power Calculation .. 63 Energy Metering ... 6 Active Energy Calculation .. 65 Analog Peripherals ... 7 Reactive Power Calculation (ADE7169/ADE7569) ... 68 Digital Interface .. 8 Reactive Energy Calculation (ADE7169/ADE7569) .. 69 Timing Specifications .. 10 Apparent Power Calculation ... 73 Absolute Maximum Ratings .. 15 Apparent Energy Calculation ... 74 Thermal Resistance .. 15 Ampere Hour Accumulation .. 75 ESD Caution .. 15 Energy to Frequency Conversion ... 76 Pin Configurations and Function Descriptions ... 16 Energy Register Scaling ... 77 Typical Performance Characteristics ... 22 Energy Measurement Interrupts .. 77 Performance Curves for the ADE7169 and ADE7569 Only . 25 Temperature, Battery, and Supply Voltage Measurements.. 78 Terminology .. 26 Temperature Measurement ... 80 Special Function Register (SFR) Mapping .. 27 Battery Measurement ... 80 Power Management .. 30 External Voltage Measurement .. 81 Power Management Register Details ... 30 8052 MCU Core Architecture... 83 Power Supply Architecture .. 33 MCU Registers .. 83 Battery Switchover .. 33 Basic 8052 Registers ... 85 Power Supply Management (PSM) Interrupt ... 34 Standard 8052 SFRs .. 86 Using the Power Supply Features ... 36 Memory Overview ... 86 Operating Modes .. 38 Addressing Modes .. 87 PSM0 (Normal Mode) ... 38 Instruction Set .. 89 PSM1 (Battery Mode) .. 38 Read-Modify-Write Instructions ... 91 PSM2 (Sleep Mode) .. 38 Instructions That Affect Flags .. 91 3.3 V Peripherals and Wake-Up Events ... 39 Dual Data Pointers ... 93 Transitioning Between Operating Modes ... 40 Interrupt System ... 94 Using the Power Management Features .. 40 Standard 8052 Interrupt Architecture ... 94 Energy Measurement ... 41 Interrupt Architecture ... 94 Access to Energy Measurement SFRs .. 41 Interrupt Registers.. 94 Access to Internal Energy Measurement Registers .. 41 Interrupt Priority .. 95 Energy Measurement Registers .. 44 Interrupt Flags .. 96 Energy Measurement Internal Register Details ... 45 Interrupt Vectors .. 98 Interrupt Status/Enable SFRs .. 48 Interrupt Latency .. 98 Analog Inputs .. 50 Context Saving .. 98 Analog-to-Digital Conversion .. 51 Watchdog Timer ... 99 Rev. C | Page 2 of 152 Document Outline GENERAL FEATURES ENERGY MEASUREMENT FEATURES MICROPROCESSOR FEATURES REVISION HISTORY GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAMS SPECIFICATIONS ENERGY METERING ANALOG PERIPHERALS DIGITAL INTERFACE TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS PERFORMANCE CURVES FOR THE ADE7169 AND ADE7569 ONLY TERMINOLOGY SPECIAL FUNCTION REGISTER (SFR) MAPPING POWER MANAGEMENT POWER MANAGEMENT REGISTER DETAILS Writing to the Interrupt Pins Configuration SFR (INTPR, Address 0xFF) Clearing the Scratch Pad Registers (SCRATCH1, Address 0xFB to SCRATCH4, Address 0xFE) Writing to the Power Control SFR (POWCON, Address 0xC5) POWER SUPPLY ARCHITECTURE BATTERY SWITCHOVER VDD to VBAT Switching from VBAT to VDD POWER SUPPLY MANAGEMENT (PSM) INTERRUPT Battery Switchover and Power Supply Restored PSM Interrupt VDCIN ADC PSM Interrupt VBAT Monitor PSM Interrupt VDCIN Monitor PSM Interrupt SAG Monitor PSM Interrupt USING THE POWER SUPPLY FEATURES OPERATING MODES PSM0 (NORMAL MODE) PSM1 (BATTERY MODE) PSM2 (SLEEP MODE) 3.3 V PERIPHERALS AND WAKE-UP EVENTS TRANSITIONING BETWEEN OPERATING MODES Automatic Battery Switchover (PSM0 to PSM1) Entering Sleep Mode (PSM1 to PSM2) Servicing Wake-Up Events (PSM2 to PSM1) Automatic Switch to VDD (PSM2 to PSM0) USING THE POWER MANAGEMENT FEATURES ENERGY MEASUREMENT ACCESS TO ENERGY MEASUREMENT SFRs ACCESS TO INTERNAL ENERGY MEASUREMENT REGISTERS Writing to the Internal Energy Measurement Registers Reading the Internal Energy Measurement Registers ENERGY MEASUREMENT REGISTERS ENERGY MEASUREMENT INTERNAL REGISTER DETAILS INTERRUPT STATUS/ENABLE SFRs ANALOG INPUTS ANALOG-TO-DIGITAL CONVERSION Antialiasing Filter ADC Transfer Function Current Channel ADC Voltage Channel ADC Channel Sampling FAULT DETECTION Channel Selection Indication Fault Indication Fault with Active Input Greater Than Inactive Input Fault with Inactive Input Greater Than Active Input Calibration Concerns di/dt CURRENT SENSOR AND DIGITAL INTEGRATOR FOR THE ADE7169/ADE7569 POWER QUALITY MEASUREMENTS Zero-Crossing Detection Zero-Crossing Timeout Period or Frequency Measurements Line Voltage SAG Detection SAG Level Set Peak Detection Peak Level Set Peak Level Record PHASE COMPENSATION RMS CALCULATION Current Channel RMS Calculation Current Channel RMS Offset Compensation Voltage Channel RMS Calculation Voltage Channel RMS Offset Compensation ACTIVE POWER CALCULATION Active Power Gain Calibration Active Power Offset Calibration Active Power Sign Detection Active Power No Load Detection ACTIVE ENERGY CALCULATION Integration Time Under Steady Load: Active Energy Active Energy Accumulation Modes Watt Signed Accumulation Mode Watt Positive Only Accumulation Mode Watt Absolute Accumulation Mode Active Energy Pulse Output Line Cycle Active Energy Accumulation Mode REACTIVE POWER CALCULATION (ADE7169/ADE7569) Reactive Power Gain Calibration Reactive Power Offset Calibration Sign of Reactive Power Calculation Reactive Power Sign Detection Reactive Power No Load Detection REACTIVE ENERGY CALCULATION (ADE7169/ADE7569) Integration Time Under Steady Load: Reactive Energy Reactive Energy Accumulation Modes Var Signed Accumulation Mode Var Antitamper Accumulation Mode Var Absolute Accumulation Mode Reactive Energy Pulse Output Line Cycle Reactive Energy Accumulation Mode APPARENT POWER CALCULATION Apparent Power Offset Calibration APPARENT ENERGY CALCULATION Integration Time Under Steady Load: Apparent Energy Apparent Energy Pulse Output Line Apparent Energy Accumulation Apparent Power No Load Detection AMPERE HOUR ACCUMULATION ENERGY TO FREQUENCY CONVERSION Pulse Output Configuration Pulse Output Characteristic ENERGY REGISTER SCALING ENERGY MEASUREMENT INTERRUPTS TEMPERATURE, BATTERY, AND SUPPLY VOLTAGE MEASUREMENTS TEMPERATURE MEASUREMENT Single Temperature Measurement Background Temperature Measurements Temperature ADC in PSM0, PSM1, and PSM2 Temperature ADC Interrupt BATTERY MEASUREMENT Single Battery Measurement Background Battery Measurements Battery ADC in PSM0, PSM1, and PSM2 Modes Battery ADC Interrupt EXTERNAL VOLTAGE MEASUREMENT Single External Voltage Measurement Background External Voltage Measurements External Voltage ADC in PSM0, PSM1, and PSM2 Modes External Voltage ADC Interrupt 8052 MCU CORE ARCHITECTURE MCU REGISTERS BASIC 8052 REGISTERS Program Counter (PC) Instruction Register (IR) Register Banks Accumulator B Register Program Status Word (PSW) Data Pointer (DPTR) Stack Pointer (SP) STANDARD 8052 SFRs Timer SFRs Serial Port SFRs Interrupt SFRs I/O Port SFRs Power Control Register (PCON, Address 0x87) MEMORY OVERVIEW General-Purpose RAM Special Function Registers (SFRs) Extended Internal RAM (XRAM) Code Memory ADDRESSING MODES Immediate Addressing Direct Addressing Indirect Addressing Extended Direct Addressing Extended Indirect Addressing Code Indirect Addressing INSTRUCTION SET READ-MODIFY-WRITE INSTRUCTIONS INSTRUCTIONS THAT AFFECT FLAGS ADD A, Source ADDC A, Source SUBB A, Source MUL AB DIV AB DA A RRC A RLC A CJNE Destination, Source, Relative Jump DUAL DATA POINTERS INTERRUPT SYSTEM STANDARD 8052 INTERRUPT ARCHITECTURE INTERRUPT ARCHITECTURE INTERRUPT REGISTERS INTERRUPT PRIORITY INTERRUPT FLAGS INTERRUPT VECTORS INTERRUPT LATENCY CONTEXT SAVING WATCHDOG TIMER Writing to the Watchdog Timer SFR (WDCON, Address 0xC0) Watchdog Timer Interrupt LCD DRIVER LCD REGISTERS LCD SETUP LCD TIMING AND WAVEFORMS BLINK MODE Software Controlled Blink Mode Automatic Blink Mode DISPLAY ELEMENT CONTROL Writing to LCD Data Registers Reading LCD Data Registers VOLTAGE GENERATION Lifetime Performance Power Consumption Contrast Control Lifetime Performance LCD EXTERNAL CIRCUITRY Charge Pump External Resistor Ladder LCD FUNCTION IN PSM2 MODE Example LCD Setup FLASH MEMORY FLASH MEMORY OVERVIEW Flash/EE Memory Reliability FLASH MEMORY ORGANIZATION USING THE FLASH MEMORY ECON—Flash Control SFR Flash Functions Write Byte Erase Page Erase All Read Byte Erase Page and Write Byte PROTECTING THE FLASH MEMORY Enabling Flash Protection by Code Enabling Flash Protection by Emulator Commands Notes on Flash Protection Flash Memory Timing IN CIRCUIT PROGRAMMING Serial Downloading TIMERS TIMER REGISTERS TIMER 0 AND TIMER 1 Timer 0 High/Low and Timer 1 High/Low Data SFRs Timer/Counter 0 and Timer/Counter 1 Operating Modes Mode 0 (13-Bit Timer/Counter) Mode 1 (16-Bit Timer/Counter) Mode 2 (8-Bit Timer/Counter with Autoreload) Mode 3 (Two 8-Bit Timer/Counters) TIMER 2 Timer/Counter 2 Data Registers Timer/Counter 2 Operating Modes 16-Bit Autoreload Mode 16-Bit Capture Mode PHASE-LOCKED LOOP (PLL) PLL REGISTERS REAL-TIME CLOCK (RTC) RTC SFRS Protecting the RTC from Runaway Code READ AND WRITE OPERATIONS Writing to the RTC Registers Reading the RTC Counter SFRs RTC MODES RTC INTERRUPTS Interval Timer Alarm RTC CALIBRATION Calibrating the RTC Calibration Flow UART SERIAL INTERFACE UART SFRS UART OPERATION MODES Mode 0 (Shift Register with Baud Rate Fixed at fCORE/12) Mode 1 (8-Bit UART, Variable Baud Rate) Mode 2 (9-Bit UART with Baud Fixed at fCORE/64 or fCORE/32) Mode 3 (9-Bit UART with Variable Baud Rate) UART BAUD RATE GENERATION Mode 0 Baud Rate Generation Mode 2 Baud Rate Generation Mode 1 and Mode 3 Baud Rate Generation Timer 1 Generated Baud Rates Timer 2 Generated Baud Rates UART Timer Generated Baud Rates UART ADDITIONAL FEATURES Enhanced Error Checking UART TxD Signal Modulation SERIAL PERIPHERAL INTERFACE (SPI) SPI REGISTERS SPI PINS MISO (Master In, Slave Out Data I/O Pin) MOSI (Master Out, Slave In Pin) SCLK (Serial Clock I/O Pin) /SS (Slave Select Pin) SPI MASTER OPERATING MODES Procedures for Using SPI as a Master Single Byte Write Mode, SPICONT (SPIMOD2[7]) = 0 Continuous Mode, SPICONT (SPIMOD2[7]) = 1 SPI INTERRUPT AND STATUS FLAGS I2C-COMPATIBLE INTERFACE SERIAL CLOCK GENERATION SLAVE ADDRESSES I2C REGISTERS READ AND WRITE OPERATIONS Reading the SPI/I2C Receive Buffer SFR (SPI2CRx, Address 0x9B) I2C RECEIVE AND TRANSMIT FIFOS I/O PORTS PARALLEL I/O Weak Internal Pull-Ups Enabled Open Drain (Weak Internal Pull-Ups Disabled) 38 kHz Modulation I/O REGISTERS PORT 0 PORT 1 PORT 2 DETERMINING THE VERSION OF THE DEVICE OUTLINE DIMENSIONS ORDERING GUIDE
ADE7116/ADE7166/ADE7169/ADE7566/ADE7569 Data Sheet TABLE OF CONTENTS
General Features ... 1 Fault Detection ... 55 Energy Measurement Features .. 1 di/dt Current Sensor and Digital Integrator for the Microprocessor Features .. 1 ADE7169/ADE7569 ... 56 Revision History ... 3 Power Quality Measurements ... 58 General Description ... 4 Phase Compensation ... 60 Functional Block Diagrams ... 4 RMS Calculation .. 60 Specifications ... 6 Active Power Calculation .. 63 Energy Metering ... 6 Active Energy Calculation .. 65 Analog Peripherals ... 7 Reactive Power Calculation (ADE7169/ADE7569) ... 68 Digital Interface .. 8 Reactive Energy Calculation (ADE7169/ADE7569) .. 69 Timing Specifications .. 10 Apparent Power Calculation ... 73 Absolute Maximum Ratings .. 15 Apparent Energy Calculation ... 74 Thermal Resistance .. 15 Ampere Hour Accumulation .. 75 ESD Caution .. 15 Energy to Frequency Conversion ... 76 Pin Configurations and Function Descriptions ... 16 Energy Register Scaling ... 77 Typical Performance Characteristics ... 22 Energy Measurement Interrupts .. 77 Performance Curves for the ADE7169 and ADE7569 Only . 25 Temperature, Battery, and Supply Voltage Measurements.. 78 Terminology .. 26 Temperature Measurement ... 80 Special Function Register (SFR) Mapping .. 27 Battery Measurement ... 80 Power Management .. 30 External Voltage Measurement .. 81 Power Management Register Details ... 30 8052 MCU Core Architecture... 83 Power Supply Architecture .. 33 MCU Registers .. 83 Battery Switchover .. 33 Basic 8052 Registers ... 85 Power Supply Management (PSM) Interrupt ... 34 Standard 8052 SFRs .. 86 Using the Power Supply Features ... 36 Memory Overview ... 86 Operating Modes .. 38 Addressing Modes .. 87 PSM0 (Normal Mode) ... 38 Instruction Set .. 89 PSM1 (Battery Mode) .. 38 Read-Modify-Write Instructions ... 91 PSM2 (Sleep Mode) .. 38 Instructions That Affect Flags .. 91 3.3 V Peripherals and Wake-Up Events ... 39 Dual Data Pointers ... 93 Transitioning Between Operating Modes ... 40 Interrupt System ... 94 Using the Power Management Features .. 40 Standard 8052 Interrupt Architecture ... 94 Energy Measurement ... 41 Interrupt Architecture ... 94 Access to Energy Measurement SFRs .. 41 Interrupt Registers.. 94 Access to Internal Energy Measurement Registers .. 41 Interrupt Priority .. 95 Energy Measurement Registers .. 44 Interrupt Flags .. 96 Energy Measurement Internal Register Details ... 45 Interrupt Vectors .. 98 Interrupt Status/Enable SFRs .. 48 Interrupt Latency .. 98 Analog Inputs .. 50 Context Saving .. 98 Analog-to-Digital Conversion .. 51 Watchdog Timer ... 99 Rev. C | Page 2 of 152 Document Outline GENERAL FEATURES ENERGY MEASUREMENT FEATURES MICROPROCESSOR FEATURES REVISION HISTORY GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAMS SPECIFICATIONS ENERGY METERING ANALOG PERIPHERALS DIGITAL INTERFACE TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS PERFORMANCE CURVES FOR THE ADE7169 AND ADE7569 ONLY TERMINOLOGY SPECIAL FUNCTION REGISTER (SFR) MAPPING POWER MANAGEMENT POWER MANAGEMENT REGISTER DETAILS Writing to the Interrupt Pins Configuration SFR (INTPR, Address 0xFF) Clearing the Scratch Pad Registers (SCRATCH1, Address 0xFB to SCRATCH4, Address 0xFE) Writing to the Power Control SFR (POWCON, Address 0xC5) POWER SUPPLY ARCHITECTURE BATTERY SWITCHOVER VDD to VBAT Switching from VBAT to VDD POWER SUPPLY MANAGEMENT (PSM) INTERRUPT Battery Switchover and Power Supply Restored PSM Interrupt VDCIN ADC PSM Interrupt VBAT Monitor PSM Interrupt VDCIN Monitor PSM Interrupt SAG Monitor PSM Interrupt USING THE POWER SUPPLY FEATURES OPERATING MODES PSM0 (NORMAL MODE) PSM1 (BATTERY MODE) PSM2 (SLEEP MODE) 3.3 V PERIPHERALS AND WAKE-UP EVENTS TRANSITIONING BETWEEN OPERATING MODES Automatic Battery Switchover (PSM0 to PSM1) Entering Sleep Mode (PSM1 to PSM2) Servicing Wake-Up Events (PSM2 to PSM1) Automatic Switch to VDD (PSM2 to PSM0) USING THE POWER MANAGEMENT FEATURES ENERGY MEASUREMENT ACCESS TO ENERGY MEASUREMENT SFRs ACCESS TO INTERNAL ENERGY MEASUREMENT REGISTERS Writing to the Internal Energy Measurement Registers Reading the Internal Energy Measurement Registers ENERGY MEASUREMENT REGISTERS ENERGY MEASUREMENT INTERNAL REGISTER DETAILS INTERRUPT STATUS/ENABLE SFRs ANALOG INPUTS ANALOG-TO-DIGITAL CONVERSION Antialiasing Filter ADC Transfer Function Current Channel ADC Voltage Channel ADC Channel Sampling FAULT DETECTION Channel Selection Indication Fault Indication Fault with Active Input Greater Than Inactive Input Fault with Inactive Input Greater Than Active Input Calibration Concerns di/dt CURRENT SENSOR AND DIGITAL INTEGRATOR FOR THE ADE7169/ADE7569 POWER QUALITY MEASUREMENTS Zero-Crossing Detection Zero-Crossing Timeout Period or Frequency Measurements Line Voltage SAG Detection SAG Level Set Peak Detection Peak Level Set Peak Level Record PHASE COMPENSATION RMS CALCULATION Current Channel RMS Calculation Current Channel RMS Offset Compensation Voltage Channel RMS Calculation Voltage Channel RMS Offset Compensation ACTIVE POWER CALCULATION Active Power Gain Calibration Active Power Offset Calibration Active Power Sign Detection Active Power No Load Detection ACTIVE ENERGY CALCULATION Integration Time Under Steady Load: Active Energy Active Energy Accumulation Modes Watt Signed Accumulation Mode Watt Positive Only Accumulation Mode Watt Absolute Accumulation Mode Active Energy Pulse Output Line Cycle Active Energy Accumulation Mode REACTIVE POWER CALCULATION (ADE7169/ADE7569) Reactive Power Gain Calibration Reactive Power Offset Calibration Sign of Reactive Power Calculation Reactive Power Sign Detection Reactive Power No Load Detection REACTIVE ENERGY CALCULATION (ADE7169/ADE7569) Integration Time Under Steady Load: Reactive Energy Reactive Energy Accumulation Modes Var Signed Accumulation Mode Var Antitamper Accumulation Mode Var Absolute Accumulation Mode Reactive Energy Pulse Output Line Cycle Reactive Energy Accumulation Mode APPARENT POWER CALCULATION Apparent Power Offset Calibration APPARENT ENERGY CALCULATION Integration Time Under Steady Load: Apparent Energy Apparent Energy Pulse Output Line Apparent Energy Accumulation Apparent Power No Load Detection AMPERE HOUR ACCUMULATION ENERGY TO FREQUENCY CONVERSION Pulse Output Configuration Pulse Output Characteristic ENERGY REGISTER SCALING ENERGY MEASUREMENT INTERRUPTS TEMPERATURE, BATTERY, AND SUPPLY VOLTAGE MEASUREMENTS TEMPERATURE MEASUREMENT Single Temperature Measurement Background Temperature Measurements Temperature ADC in PSM0, PSM1, and PSM2 Temperature ADC Interrupt BATTERY MEASUREMENT Single Battery Measurement Background Battery Measurements Battery ADC in PSM0, PSM1, and PSM2 Modes Battery ADC Interrupt EXTERNAL VOLTAGE MEASUREMENT Single External Voltage Measurement Background External Voltage Measurements External Voltage ADC in PSM0, PSM1, and PSM2 Modes External Voltage ADC Interrupt 8052 MCU CORE ARCHITECTURE MCU REGISTERS BASIC 8052 REGISTERS Program Counter (PC) Instruction Register (IR) Register Banks Accumulator B Register Program Status Word (PSW) Data Pointer (DPTR) Stack Pointer (SP) STANDARD 8052 SFRs Timer SFRs Serial Port SFRs Interrupt SFRs I/O Port SFRs Power Control Register (PCON, Address 0x87) MEMORY OVERVIEW General-Purpose RAM Special Function Registers (SFRs) Extended Internal RAM (XRAM) Code Memory ADDRESSING MODES Immediate Addressing Direct Addressing Indirect Addressing Extended Direct Addressing Extended Indirect Addressing Code Indirect Addressing INSTRUCTION SET READ-MODIFY-WRITE INSTRUCTIONS INSTRUCTIONS THAT AFFECT FLAGS ADD A, Source ADDC A, Source SUBB A, Source MUL AB DIV AB DA A RRC A RLC A CJNE Destination, Source, Relative Jump DUAL DATA POINTERS INTERRUPT SYSTEM STANDARD 8052 INTERRUPT ARCHITECTURE INTERRUPT ARCHITECTURE INTERRUPT REGISTERS INTERRUPT PRIORITY INTERRUPT FLAGS INTERRUPT VECTORS INTERRUPT LATENCY CONTEXT SAVING WATCHDOG TIMER Writing to the Watchdog Timer SFR (WDCON, Address 0xC0) Watchdog Timer Interrupt LCD DRIVER LCD REGISTERS LCD SETUP LCD TIMING AND WAVEFORMS BLINK MODE Software Controlled Blink Mode Automatic Blink Mode DISPLAY ELEMENT CONTROL Writing to LCD Data Registers Reading LCD Data Registers VOLTAGE GENERATION Lifetime Performance Power Consumption Contrast Control Lifetime Performance LCD EXTERNAL CIRCUITRY Charge Pump External Resistor Ladder LCD FUNCTION IN PSM2 MODE Example LCD Setup FLASH MEMORY FLASH MEMORY OVERVIEW Flash/EE Memory Reliability FLASH MEMORY ORGANIZATION USING THE FLASH MEMORY ECON—Flash Control SFR Flash Functions Write Byte Erase Page Erase All Read Byte Erase Page and Write Byte PROTECTING THE FLASH MEMORY Enabling Flash Protection by Code Enabling Flash Protection by Emulator Commands Notes on Flash Protection Flash Memory Timing IN CIRCUIT PROGRAMMING Serial Downloading TIMERS TIMER REGISTERS TIMER 0 AND TIMER 1 Timer 0 High/Low and Timer 1 High/Low Data SFRs Timer/Counter 0 and Timer/Counter 1 Operating Modes Mode 0 (13-Bit Timer/Counter) Mode 1 (16-Bit Timer/Counter) Mode 2 (8-Bit Timer/Counter with Autoreload) Mode 3 (Two 8-Bit Timer/Counters) TIMER 2 Timer/Counter 2 Data Registers Timer/Counter 2 Operating Modes 16-Bit Autoreload Mode 16-Bit Capture Mode PHASE-LOCKED LOOP (PLL) PLL REGISTERS REAL-TIME CLOCK (RTC) RTC SFRS Protecting the RTC from Runaway Code READ AND WRITE OPERATIONS Writing to the RTC Registers Reading the RTC Counter SFRs RTC MODES RTC INTERRUPTS Interval Timer Alarm RTC CALIBRATION Calibrating the RTC Calibration Flow UART SERIAL INTERFACE UART SFRS UART OPERATION MODES Mode 0 (Shift Register with Baud Rate Fixed at fCORE/12) Mode 1 (8-Bit UART, Variable Baud Rate) Mode 2 (9-Bit UART with Baud Fixed at fCORE/64 or fCORE/32) Mode 3 (9-Bit UART with Variable Baud Rate) UART BAUD RATE GENERATION Mode 0 Baud Rate Generation Mode 2 Baud Rate Generation Mode 1 and Mode 3 Baud Rate Generation Timer 1 Generated Baud Rates Timer 2 Generated Baud Rates UART Timer Generated Baud Rates UART ADDITIONAL FEATURES Enhanced Error Checking UART TxD Signal Modulation SERIAL PERIPHERAL INTERFACE (SPI) SPI REGISTERS SPI PINS MISO (Master In, Slave Out Data I/O Pin) MOSI (Master Out, Slave In Pin) SCLK (Serial Clock I/O Pin) /SS (Slave Select Pin) SPI MASTER OPERATING MODES Procedures for Using SPI as a Master Single Byte Write Mode, SPICONT (SPIMOD2[7]) = 0 Continuous Mode, SPICONT (SPIMOD2[7]) = 1 SPI INTERRUPT AND STATUS FLAGS I2C-COMPATIBLE INTERFACE SERIAL CLOCK GENERATION SLAVE ADDRESSES I2C REGISTERS READ AND WRITE OPERATIONS Reading the SPI/I2C Receive Buffer SFR (SPI2CRx, Address 0x9B) I2C RECEIVE AND TRANSMIT FIFOS I/O PORTS PARALLEL I/O Weak Internal Pull-Ups Enabled Open Drain (Weak Internal Pull-Ups Disabled) 38 kHz Modulation I/O REGISTERS PORT 0 PORT 1 PORT 2 DETERMINING THE VERSION OF THE DEVICE OUTLINE DIMENSIONS ORDERING GUIDE
