Datasheet ADSP-21477, ADSP-21478, ADSP-21479 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | SHARC Processor |
| Pages / Page | 76 / 2 — ADSP-21477/. ADSP-21478/. ADSP-21479. TABLE OF CONTENTS. REVISION … |
| Revision | D |
| File Format / Size | PDF / 2.0 Mb |
| Document Language | English |
ADSP-21477/. ADSP-21478/. ADSP-21479. TABLE OF CONTENTS. REVISION HISTORY. 4/2017—Rev. C to Rev. D. PRODUCT APPLICATION RESTRICTION
Model Line for this Datasheet
Text Version of Document
link to page 3 link to page 4 link to page 8 link to page 12 link to page 13 link to page 13 link to page 15 link to page 15 link to page 16 link to page 21 link to page 21 link to page 22 link to page 24 link to page 24 link to page 24 link to page 24 link to page 25 link to page 65 link to page 65 link to page 65 link to page 66 link to page 68 link to page 70 link to page 72 link to page 73 link to page 75 link to page 75 link to page 76 link to page 75 link to page 25 link to page 16 link to page 21 link to page 37 link to page 39
ADSP-21477/ ADSP-21478/ ADSP-21479 TABLE OF CONTENTS
General Description ... 3 Absolute Maximum Ratings ... 24 Family Core Architecture .. 4 Timing Specifications ... 25 Family Peripheral Architecture .. 8 Output Drive Currents ... 65 I/O Processor Features ... 12 Test Conditions .. 65 System Design .. 13 Capacitive Loading .. 65 Development Tools ... 13 Thermal Characteristics .. 66 Additional Information .. 15 88-LFCSP_VQ Lead Assignment .. 68 Related Signal Chains .. 15 100-LQFP_EP Lead Assignment .. 70 Pin Function Descriptions ... 16 196-BGA Ball Assignment .. 72 Specifications .. 21 Outline Dimensions .. 73 Operating Conditions .. 21 Surface-Mount Design .. 75 Electrical Characteristics ... 22 Automotive Products ... 75 Maximum Power Dissipation .. 24 Ordering Guide ... 76 Package Information ... 24 ESD Sensitivity ... 24
REVISION HISTORY 4/2017—Rev. C to Rev. D PRODUCT APPLICATION RESTRICTION
Change to RTXI Description in Table 11 of
Not for use in in-vivo applications for body fluid constituent
Pin Function Descriptions ... 16
monitoring, including monitoring one or more of the compo-
Changes to Operating Conditions .. 21
nents that form, or may be a part of, or contaminate human blood or other body fluids, such as, but not limited to, car-
Change to Figure 5 of Core Clock Requirements .. 25
boxyhemoglobin, methemoglobin total hemoglobin, oxygen
Changes to AMI Read ... 37
saturation, oxygen content, fractional arterial oxygen satura-
Change to t
tion, bilirubin, glucose, drugs, lipids, water, protein, and pH.
WDE Switching Characteristic in AMI Write . 39 Change to Table 64 of Automotive Products ... 75 Rev. D | Page 2 of 76 | April 2017 Document Outline SHARC Processor Summary Revision History Product Application Restriction General Description Family Core Architecture SIMD Computational Engine Independent, Parallel Computation Units Timer Data Register File Context Switch Universal Registers Single-Cycle Fetch of Instruction and Four Operands Instruction Cache Data Address Generators with Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Variable Instruction Set Architecture (VISA) On-Chip Memory On-Chip Memory Bandwidth ROM Based Security Digital Transmission Content Protection Family Peripheral Architecture External Memory External Port SIMD Access to External Memory VISA and ISA Access to External Memory SDRAM Controller Asynchronous Memory Controller External Port Throughput MediaLB Digital Applications Interface (DAI) Serial Ports (SPORTs) S/PDIF-Compatible Digital Audio Receiver/Transmitter Asynchronous Sample Rate Converter (SRC) Input Data Port Precision Clock Generators Digital Peripheral Interface (DPI) Serial Peripheral (Compatible) Interface (SPI) UART Port Pulse-Width Modulation Timers 2-Wire Interface Port (TWI) Shift Register I/O Processor Features DMA Controller Delay Line DMA Scatter/Gather DMA FFT Accelerator FIR Accelerator IIR Accelerator Watchdog Timer (WDT) Real-Time Clock System Design Program Booting Power Supplies Target Board JTAG Emulator Connector Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add-Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains Pin Function Descriptions Specifications Operating Conditions Electrical Characteristics Total Power Dissipation Maximum Power Dissipation Package Information ESD Sensitivity Absolute Maximum Ratings Timing Specifications Core Clock Requirements Voltage Controlled Oscillator (VCO) Power-Up Sequencing Clock Input Clock Signals Reset Running Reset Interrupts Core Timer Timer PWM_OUT Cycle Timing Timer WDTH_CAP Timing Watchdog Timer Timing Pin to Pin Direct Routing (DAI and DPI) Precision Clock Generator (Direct Pin Routing) Flags SDRAM Interface Timing AMI Read AMI Write Serial Ports Input Data Port (IDP) Parallel Data Acquisition Port (PDAP) Sample Rate Converter—Serial Input Port Sample Rate Converter—Serial Output Port Pulse-Width Modulation Generators (PWM) S/PDIF Transmitter S/PDIF Transmitter-Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode SPI Interface—Master SPI Interface—Slave Media Local Bus Shift Register Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing 2-Wire Interface (TWI)—Receive and Transmit Timing JTAG Test Access Port and Emulation Output Drive Currents Test Conditions Capacitive Loading Thermal Characteristics Thermal Diode 88-LFCSP_VQ Lead Assignment 100-LQFP_EP Lead Assignment 196-BGA Ball Assignment Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
ADSP-21477/ ADSP-21478/ ADSP-21479 TABLE OF CONTENTS
General Description ... 3 Absolute Maximum Ratings ... 24 Family Core Architecture .. 4 Timing Specifications ... 25 Family Peripheral Architecture .. 8 Output Drive Currents ... 65 I/O Processor Features ... 12 Test Conditions .. 65 System Design .. 13 Capacitive Loading .. 65 Development Tools ... 13 Thermal Characteristics .. 66 Additional Information .. 15 88-LFCSP_VQ Lead Assignment .. 68 Related Signal Chains .. 15 100-LQFP_EP Lead Assignment .. 70 Pin Function Descriptions ... 16 196-BGA Ball Assignment .. 72 Specifications .. 21 Outline Dimensions .. 73 Operating Conditions .. 21 Surface-Mount Design .. 75 Electrical Characteristics ... 22 Automotive Products ... 75 Maximum Power Dissipation .. 24 Ordering Guide ... 76 Package Information ... 24 ESD Sensitivity ... 24
REVISION HISTORY 4/2017—Rev. C to Rev. D PRODUCT APPLICATION RESTRICTION
Change to RTXI Description in Table 11 of
Not for use in in-vivo applications for body fluid constituent
Pin Function Descriptions ... 16
monitoring, including monitoring one or more of the compo-
Changes to Operating Conditions .. 21
nents that form, or may be a part of, or contaminate human blood or other body fluids, such as, but not limited to, car-
Change to Figure 5 of Core Clock Requirements .. 25
boxyhemoglobin, methemoglobin total hemoglobin, oxygen
Changes to AMI Read ... 37
saturation, oxygen content, fractional arterial oxygen satura-
Change to t
tion, bilirubin, glucose, drugs, lipids, water, protein, and pH.
WDE Switching Characteristic in AMI Write . 39 Change to Table 64 of Automotive Products ... 75 Rev. D | Page 2 of 76 | April 2017 Document Outline SHARC Processor Summary Revision History Product Application Restriction General Description Family Core Architecture SIMD Computational Engine Independent, Parallel Computation Units Timer Data Register File Context Switch Universal Registers Single-Cycle Fetch of Instruction and Four Operands Instruction Cache Data Address Generators with Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Variable Instruction Set Architecture (VISA) On-Chip Memory On-Chip Memory Bandwidth ROM Based Security Digital Transmission Content Protection Family Peripheral Architecture External Memory External Port SIMD Access to External Memory VISA and ISA Access to External Memory SDRAM Controller Asynchronous Memory Controller External Port Throughput MediaLB Digital Applications Interface (DAI) Serial Ports (SPORTs) S/PDIF-Compatible Digital Audio Receiver/Transmitter Asynchronous Sample Rate Converter (SRC) Input Data Port Precision Clock Generators Digital Peripheral Interface (DPI) Serial Peripheral (Compatible) Interface (SPI) UART Port Pulse-Width Modulation Timers 2-Wire Interface Port (TWI) Shift Register I/O Processor Features DMA Controller Delay Line DMA Scatter/Gather DMA FFT Accelerator FIR Accelerator IIR Accelerator Watchdog Timer (WDT) Real-Time Clock System Design Program Booting Power Supplies Target Board JTAG Emulator Connector Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add-Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains Pin Function Descriptions Specifications Operating Conditions Electrical Characteristics Total Power Dissipation Maximum Power Dissipation Package Information ESD Sensitivity Absolute Maximum Ratings Timing Specifications Core Clock Requirements Voltage Controlled Oscillator (VCO) Power-Up Sequencing Clock Input Clock Signals Reset Running Reset Interrupts Core Timer Timer PWM_OUT Cycle Timing Timer WDTH_CAP Timing Watchdog Timer Timing Pin to Pin Direct Routing (DAI and DPI) Precision Clock Generator (Direct Pin Routing) Flags SDRAM Interface Timing AMI Read AMI Write Serial Ports Input Data Port (IDP) Parallel Data Acquisition Port (PDAP) Sample Rate Converter—Serial Input Port Sample Rate Converter—Serial Output Port Pulse-Width Modulation Generators (PWM) S/PDIF Transmitter S/PDIF Transmitter-Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode SPI Interface—Master SPI Interface—Slave Media Local Bus Shift Register Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing 2-Wire Interface (TWI)—Receive and Transmit Timing JTAG Test Access Port and Emulation Output Drive Currents Test Conditions Capacitive Loading Thermal Characteristics Thermal Diode 88-LFCSP_VQ Lead Assignment 100-LQFP_EP Lead Assignment 196-BGA Ball Assignment Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
