Datasheet HMC1023LP5E (Analog Devices) - 3
| Manufacturer | Analog Devices |
| Description | 72 MHz Dual Programmable Low Pass Filter |
| Pages / Page | 34 / 3 — HMC1023LP5E. 72 MHz DUAL PROGRAMMABLE. LOW PASS FILTER WITH DRIVER. … |
| File Format / Size | PDF / 2.0 Mb |
| Document Language | English |
HMC1023LP5E. 72 MHz DUAL PROGRAMMABLE. LOW PASS FILTER WITH DRIVER. Electrical Specifications, TA = +25°C. Analog I/O
Model Line for this Datasheet
Text Version of Document
HMC1023LP5E
v01.0113
72 MHz DUAL PROGRAMMABLE LOW PASS FILTER WITH DRIVER Electrical Specifications, TA = +25°C
(Continued) Parameter Conditions Min. Typ. Max. Units half scale tones at 1.2fc and T Output IP2 (out of band)[2] 60 65 dBm 1.6fc. IM2 product at 0.4fc M complex signal measured at Sideband Suppression (Uncalibrated) 35 45 dB 0.8fc vs -0.8fc I/Q Channel Balance magnitude 0.04 dB phase 0.5 o G - S I/Q Channel Isolation 60 80 dB IN
Analog I/O
S 1000 / S Differential Input Impedance Programmable Ω 400 / 100 E Full Scale Differential Input min gain 2 Vppd C (400 Ω Differential Load) max gain 0.613 Vppd O Full Scale Differential Input min gain 0.5 Vppd (100 Ω Differential Load) max gain 0.156 Vppd R Input Common Mode Voltage Range 1 4 V Full Scale Differential Output 400 Ω Differential Load 2 Vppd D P Full Scale Differential Output 100 Ω Differential Load 0.5 Vppd N Output Voltage Range 0.5 Vdd-0.5 V A B Output Common Mode Voltage Range 0.9 3 V E
Digital I/O
S Use doubler mode for clocks CALCK Frequency 20 40 80 MHz A between 20 MHz and 40 MHz CALCK Duty Cycle 40 50 60 % SCLK Frequency 20 30 MHz Digital Input Low Level (VIL) 0.4 V IF / B Digital Input High Level (VIH) 1.5 V Digital Output Low Level (VOL) 0.4 V Digital Output High Level (VOH) Vdd - 0.4 Power Supply Analog & Digital Supplies 4.75 5 5.25 V Supply Current Dependent on Bias 240 mA Power on Reset 250 us [1] The attenuation of the filter transfer function can be calculated directly at any frequency f as: attenuation = 10*log10(1+(f/f0)^(2*6)), where f0 is the 3 dB bandwidth or corner frequency for the filter. Similarly, for a given maximum attenuation and 3 dB bandwidth, f0, the frequency at which the attenuation is achieved can be calculated as: f=(10^(attenuation/10) -1)^(1/(2*6)) * f0. Note that for a 6th order Butterworth filter the 1 dB bandwidth is at ~89% of the filter bandwidth and 0.5 dB bandwidth is at 84% of the filter bandwidth. [2] Specified distortion is measured with opamp_bias (Reg 02h[1:0]) settings recommended in Table 9. .
Table 2. Test Conditions
Unless otherwise specified, the following test conditions were used Parameter Condition Temperature +25 °C Reg 06h Setting 150 Gain Setting 0 dB bias settings (opamp_bias Reg 02h[1:0]/ drvr_bias Reg 02h[3:2]) 00/10 Input Signal Level 2 Vppd Input/Output Common Mode Level 2V Output Load 200 Ω / Output Supply Analog: +5V, Digital +5V Inf F or o m r p atio r n ifc ur e n , d ishe e d lbiv y e A r n y a alog n D d t evic o p es is la beclie o eved rd to ebre sa: H ccur iattti e tae M nd re ilicarbloew . H a o ve C wever, o n rp o For price, delivery, and to place orders: Analog Devices, Inc., responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other oration, 2 Elizabeth Drive, Chelmsford, MA 01824 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106
3
Phone: 978-250-3343 Fax: 978-250-3373 O rights of third parties that may result from its use. Specifications subject to change without notice. No P rd hone e r O : 7 n 81- -3li 2n 9 e a -47 t w 0 w 0 • O w rd .h e it r o t niltie n .c e ao t m license is granted by implication or otherwise under any patent or patent rights of Analog Devices. www.analog.com Application Support: Pho Trademarks and registered trademarks are the property of their respective owners. ne: 978-250-33 A 4 p 3 p o lica rti a o p n S p u s p @ po h rt itt : P ite ho . n c e om : 1-800-ANALOG-D
v01.0113
72 MHz DUAL PROGRAMMABLE LOW PASS FILTER WITH DRIVER Electrical Specifications, TA = +25°C
(Continued) Parameter Conditions Min. Typ. Max. Units half scale tones at 1.2fc and T Output IP2 (out of band)[2] 60 65 dBm 1.6fc. IM2 product at 0.4fc M complex signal measured at Sideband Suppression (Uncalibrated) 35 45 dB 0.8fc vs -0.8fc I/Q Channel Balance magnitude 0.04 dB phase 0.5 o G - S I/Q Channel Isolation 60 80 dB IN
Analog I/O
S 1000 / S Differential Input Impedance Programmable Ω 400 / 100 E Full Scale Differential Input min gain 2 Vppd C (400 Ω Differential Load) max gain 0.613 Vppd O Full Scale Differential Input min gain 0.5 Vppd (100 Ω Differential Load) max gain 0.156 Vppd R Input Common Mode Voltage Range 1 4 V Full Scale Differential Output 400 Ω Differential Load 2 Vppd D P Full Scale Differential Output 100 Ω Differential Load 0.5 Vppd N Output Voltage Range 0.5 Vdd-0.5 V A B Output Common Mode Voltage Range 0.9 3 V E
Digital I/O
S Use doubler mode for clocks CALCK Frequency 20 40 80 MHz A between 20 MHz and 40 MHz CALCK Duty Cycle 40 50 60 % SCLK Frequency 20 30 MHz Digital Input Low Level (VIL) 0.4 V IF / B Digital Input High Level (VIH) 1.5 V Digital Output Low Level (VOL) 0.4 V Digital Output High Level (VOH) Vdd - 0.4 Power Supply Analog & Digital Supplies 4.75 5 5.25 V Supply Current Dependent on Bias 240 mA Power on Reset 250 us [1] The attenuation of the filter transfer function can be calculated directly at any frequency f as: attenuation = 10*log10(1+(f/f0)^(2*6)), where f0 is the 3 dB bandwidth or corner frequency for the filter. Similarly, for a given maximum attenuation and 3 dB bandwidth, f0, the frequency at which the attenuation is achieved can be calculated as: f=(10^(attenuation/10) -1)^(1/(2*6)) * f0. Note that for a 6th order Butterworth filter the 1 dB bandwidth is at ~89% of the filter bandwidth and 0.5 dB bandwidth is at 84% of the filter bandwidth. [2] Specified distortion is measured with opamp_bias (Reg 02h[1:0]) settings recommended in Table 9. .
Table 2. Test Conditions
Unless otherwise specified, the following test conditions were used Parameter Condition Temperature +25 °C Reg 06h Setting 150 Gain Setting 0 dB bias settings (opamp_bias Reg 02h[1:0]/ drvr_bias Reg 02h[3:2]) 00/10 Input Signal Level 2 Vppd Input/Output Common Mode Level 2V Output Load 200 Ω / Output Supply Analog: +5V, Digital +5V Inf F or o m r p atio r n ifc ur e n , d ishe e d lbiv y e A r n y a alog n D d t evic o p es is la beclie o eved rd to ebre sa: H ccur iattti e tae M nd re ilicarbloew . H a o ve C wever, o n rp o For price, delivery, and to place orders: Analog Devices, Inc., responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other oration, 2 Elizabeth Drive, Chelmsford, MA 01824 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106
3
Phone: 978-250-3343 Fax: 978-250-3373 O rights of third parties that may result from its use. Specifications subject to change without notice. No P rd hone e r O : 7 n 81- -3li 2n 9 e a -47 t w 0 w 0 • O w rd .h e it r o t niltie n .c e ao t m license is granted by implication or otherwise under any patent or patent rights of Analog Devices. www.analog.com Application Support: Pho Trademarks and registered trademarks are the property of their respective owners. ne: 978-250-33 A 4 p 3 p o lica rti a o p n S p u s p @ po h rt itt : P ite ho . n c e om : 1-800-ANALOG-D
