Datasheet AP1042 (Asahi Kasei Microdevices) - 4
| Manufacturer | Asahi Kasei Microdevices |
| Description | 32V 1ch H-Bridge Motor Driver IC |
| Pages / Page | 18 / 4 — 5.2. Pin Functions |
| File Format / Size | PDF / 864 Kb |
| Document Language | English |
5.2. Pin Functions
Model Line for this Datasheet
Text Version of Document
link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 [AP1042]
5.2. Pin Functions
No. Pin Name I/O Function Note 1 VM P Motor Driver Power Supply (Note 2) 2 VG O Connect Pin for Stabilizing Capacitor 3 CH I/O Connect Pin for Charge Pump Capacitor 4 CL I/O Connect Pin for Charge Pump Capacitor 5 GND P Ground (Note 3) 6 FLAG O Flag Signal Output Do not connect this pin to 7 VDC O Connect Pin for Stabilizing Capacitor external circuits. (Note 4) 8 NC I No Connection Terminal 9 VREF I Analog Signal Input for PWM-Duty Control 10 SEL I Input Logic Switching 100kΩ Internal Pull Down 11 INB I Motor Driver Signal Input 100kΩ Internal Pull Down 12 INA I Motor Driver Signal Input 100kΩ Internal Pull Down 13 NC I No Connection Terminal 100kΩ Internal Pull Down 14 SLEEPB I Power Save Signal Input 100kΩ Internal Pull Down Connect Pin for Overcurrent Detection Time 15 TBLANK I/O Adjustment Resistor 16 TEST - TEST Pin (Note 5) 17 NC I No Connection Terminal 18 VM P Motor Driver Power Supply (Note 2) 19 OUTA O Motor Driver Output 20 OUTA O Motor Driver Output 21 PGND P Power Ground (Note 3) 22 PGND P Power Ground (Note 3) 23 OUTB O Motor Driver Output 24 OUTB O Motor Driver Output Exposed - P Pad Heat Dissipation Pad (Note 3) Note 1. I: Input, O: Output, P: Power Note 2. The VM1 pin and the VM2 pin must be connected on the PCB. Note 3. The GND pin, the PGND pin and the exposed pad must be connected on the PCB. Note 4. The only following two items are allowed to be connected to the VDC pin. ・Pul -up Resistor for the FLAG pin: from 50 kΩ to 1 MΩ ・Voltage Source for the VREF pin: Total Resistance from 50 kΩ to 1 MΩ Note 5. Connect the TEST pin to GND. 019002353-E-00 2019/03 - 4 - Document Outline 1. General Description 2. Features 3. Table of Contents 4. Block Diagram 5. Pin Configulations and Functions 5.1. Pin Layout 5.2. Pin Functions 6. Absolute Maximum Ratings 7. Recommended Operation Conditions 8. Electric Characteristics 9. Functional Descriptions 9.1. Control Logic 9.2. PWM Duty Control 9.3. Protection Functions 10. Recommended External Circuit 11. Package 11.1. Outline Dimensions 11.2. Land Pattern 11.3. Marking 12. Ordering Guide 13. Revision History IMPORTANT NOTICE
5.2. Pin Functions
No. Pin Name I/O Function Note 1 VM P Motor Driver Power Supply (Note 2) 2 VG O Connect Pin for Stabilizing Capacitor 3 CH I/O Connect Pin for Charge Pump Capacitor 4 CL I/O Connect Pin for Charge Pump Capacitor 5 GND P Ground (Note 3) 6 FLAG O Flag Signal Output Do not connect this pin to 7 VDC O Connect Pin for Stabilizing Capacitor external circuits. (Note 4) 8 NC I No Connection Terminal 9 VREF I Analog Signal Input for PWM-Duty Control 10 SEL I Input Logic Switching 100kΩ Internal Pull Down 11 INB I Motor Driver Signal Input 100kΩ Internal Pull Down 12 INA I Motor Driver Signal Input 100kΩ Internal Pull Down 13 NC I No Connection Terminal 100kΩ Internal Pull Down 14 SLEEPB I Power Save Signal Input 100kΩ Internal Pull Down Connect Pin for Overcurrent Detection Time 15 TBLANK I/O Adjustment Resistor 16 TEST - TEST Pin (Note 5) 17 NC I No Connection Terminal 18 VM P Motor Driver Power Supply (Note 2) 19 OUTA O Motor Driver Output 20 OUTA O Motor Driver Output 21 PGND P Power Ground (Note 3) 22 PGND P Power Ground (Note 3) 23 OUTB O Motor Driver Output 24 OUTB O Motor Driver Output Exposed - P Pad Heat Dissipation Pad (Note 3) Note 1. I: Input, O: Output, P: Power Note 2. The VM1 pin and the VM2 pin must be connected on the PCB. Note 3. The GND pin, the PGND pin and the exposed pad must be connected on the PCB. Note 4. The only following two items are allowed to be connected to the VDC pin. ・Pul -up Resistor for the FLAG pin: from 50 kΩ to 1 MΩ ・Voltage Source for the VREF pin: Total Resistance from 50 kΩ to 1 MΩ Note 5. Connect the TEST pin to GND. 019002353-E-00 2019/03 - 4 - Document Outline 1. General Description 2. Features 3. Table of Contents 4. Block Diagram 5. Pin Configulations and Functions 5.1. Pin Layout 5.2. Pin Functions 6. Absolute Maximum Ratings 7. Recommended Operation Conditions 8. Electric Characteristics 9. Functional Descriptions 9.1. Control Logic 9.2. PWM Duty Control 9.3. Protection Functions 10. Recommended External Circuit 11. Package 11.1. Outline Dimensions 11.2. Land Pattern 11.3. Marking 12. Ordering Guide 13. Revision History IMPORTANT NOTICE
