Datasheet TM1637 (Titan Micro Electronics) - 10
| Manufacturer | Titan Micro Electronics |
| Description | LED Drive Control Special Circuit |
| Pages / Page | 12 / 10 — LED Drive Control Special Circuit. Switching character (Ta = -40 - +85. , … |
| File Format / Size | PDF / 705 Kb |
| Document Language | English |
LED Drive Control Special Circuit. Switching character (Ta = -40 - +85. , VDD = 4.5 - 5.5 V, Vss = 0 V). Mini. Maxi. Parameters
Model Line for this Datasheet
Text Version of Document
LED Drive Control Special Circuit
TM1637 Input current II - - ±1 μA VI = VDD / VSS 0.7 High-level input voltage VIH - V CLK，DIN VDD 0.3 Low-level input voltage VIL - - V CLK，DIN VDD Lagging voltage VH - 0.35 - V CLK，DIN Non-loaded, display dynamic current loss IDDdyn - - 5 mA OFF
4
、
Switching character (Ta = -40 - +85
℃
, VDD = 4.5 - 5.5 V, Vss = 0 V) Mini Maxi Parameters Symbol Typical Unit Test condition mum mum
oscillation frequency fosc - 450 - KHz tPLZ - - 300 ns CLK → DIO Transmission delay time tPZL - - 100 ns CL = 15pF, RL = 10K Ω GRID1～ TTZH 1 - - 2 μs GRID6 CL = Rise time 300p F SEG1～ TTZH 2 - - 0.5 μs SEG8 CL = 300pF，Segn， Fall time TTHZ - - 120 μs Gridn Maximum clock 占空比50% Fmax - - 500 KHz frequency 50% duty ratio Input capacitance CI - - 15 pF -
5
、
Timing character (Ta = -40 - +85
℃
, VDD = 4.5 - 5.5 V, Vss = 0 V) Minimu Maximu Parameters Symbol Typical Unit Test condition m m
Clock pulse width PWCLK 400 - - ns - Data setup time tSETUP 100 - - ns - Data hold time tHOLD 100 - - ns - Waiting time tWAIT 1 - - μs CLK↑→CLK↓
10 ©Titan Micro Electronics www.titanmec.com V2.4
TM1637 Input current II - - ±1 μA VI = VDD / VSS 0.7 High-level input voltage VIH - V CLK，DIN VDD 0.3 Low-level input voltage VIL - - V CLK，DIN VDD Lagging voltage VH - 0.35 - V CLK，DIN Non-loaded, display dynamic current loss IDDdyn - - 5 mA OFF
4
、
Switching character (Ta = -40 - +85
℃
, VDD = 4.5 - 5.5 V, Vss = 0 V) Mini Maxi Parameters Symbol Typical Unit Test condition mum mum
oscillation frequency fosc - 450 - KHz tPLZ - - 300 ns CLK → DIO Transmission delay time tPZL - - 100 ns CL = 15pF, RL = 10K Ω GRID1～ TTZH 1 - - 2 μs GRID6 CL = Rise time 300p F SEG1～ TTZH 2 - - 0.5 μs SEG8 CL = 300pF，Segn， Fall time TTHZ - - 120 μs Gridn Maximum clock 占空比50% Fmax - - 500 KHz frequency 50% duty ratio Input capacitance CI - - 15 pF -
5
、
Timing character (Ta = -40 - +85
℃
, VDD = 4.5 - 5.5 V, Vss = 0 V) Minimu Maximu Parameters Symbol Typical Unit Test condition m m
Clock pulse width PWCLK 400 - - ns - Data setup time tSETUP 100 - - ns - Data hold time tHOLD 100 - - ns - Waiting time tWAIT 1 - - μs CLK↑→CLK↓
10 ©Titan Micro Electronics www.titanmec.com V2.4
