Datasheet ADG333A (Analog Devices) - 6
| Manufacturer | Analog Devices |
| Description | Quad SPDT Switch |
| Pages / Page | 13 / 6 — Data Sheet. ADG333A. TERMINOLOGY RON. tON. ∆RON. tOFF. RON Match. tOPEN. … |
| Revision | B |
| File Format / Size | PDF / 246 Kb |
| Document Language | English |
Data Sheet. ADG333A. TERMINOLOGY RON. tON. ∆RON. tOFF. RON Match. tOPEN. IS (OFF). VINL. ID (OFF). VINH. ID, IS (ON). IINL (IINH). VD (VS). Crosstalk
Model Line for this Datasheet
Text Version of Document
Data Sheet ADG333A TERMINOLOGY RON tON
Ohmic resistance between D and S. Delay between applying the digital control input and the output switching on.
∆RON
RON variation due to a change in the analog input voltage with a
tOFF
constant load current. Delay between applying the digital control input and the output switching off.
RON Match
Difference between the RON of any two channels.
tOPEN
Break-before-make delay when switches are configured as a
IS (OFF)
multiplexer. Source leakage current with the switch off.
VINL ID (OFF)
Maximum input voltage for Logic 0. Drain leakage current with the switch off.
VINH ID, IS (ON)
Minimum input voltage for Logic 1. Channel leakage current with the switch on.
IINL (IINH) VD (VS)
Input current of the digital input. Analog voltage on Terminal D and Terminal S.
Crosstalk CS (OFF)
A measure of unwanted signal which is coupled through from Off switch source capacitance. one channel to another as a result of parasitic capacitance.
CD (OFF) Off Isolation
Off switch drain capacitance. A measure of unwanted signal coupling through an off switch.
CD, CS (ON) Charge Injection
On switch capacitance. A measure of the glitch impulse transferred from the digital input to the analog output during switching. Rev. B | Page 6 of 13 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS ESD CAUTION TERMINOLOGY PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS APPLICATIONS INFORMATION ADG333A SUPPLY VOLTAGES POWER SUPPLY SEQUENCING OUTLINE DIMENSIONS ORDERING GUIDE
Ohmic resistance between D and S. Delay between applying the digital control input and the output switching on.
∆RON
RON variation due to a change in the analog input voltage with a
tOFF
constant load current. Delay between applying the digital control input and the output switching off.
RON Match
Difference between the RON of any two channels.
tOPEN
Break-before-make delay when switches are configured as a
IS (OFF)
multiplexer. Source leakage current with the switch off.
VINL ID (OFF)
Maximum input voltage for Logic 0. Drain leakage current with the switch off.
VINH ID, IS (ON)
Minimum input voltage for Logic 1. Channel leakage current with the switch on.
IINL (IINH) VD (VS)
Input current of the digital input. Analog voltage on Terminal D and Terminal S.
Crosstalk CS (OFF)
A measure of unwanted signal which is coupled through from Off switch source capacitance. one channel to another as a result of parasitic capacitance.
CD (OFF) Off Isolation
Off switch drain capacitance. A measure of unwanted signal coupling through an off switch.
CD, CS (ON) Charge Injection
On switch capacitance. A measure of the glitch impulse transferred from the digital input to the analog output during switching. Rev. B | Page 6 of 13 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS ESD CAUTION TERMINOLOGY PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS APPLICATIONS INFORMATION ADG333A SUPPLY VOLTAGES POWER SUPPLY SEQUENCING OUTLINE DIMENSIONS ORDERING GUIDE
