The floating sigma-delta converter U1 generates a pulse train whose duty cycle depends on the voltage at J1 and J2. The filtered DC level is reconstructed at the output J3
Figure 1. The floating sigma-delta converter U1 generates a pulse train whose duty cycle depends on the voltage at J1 and J2. The filtered DC level is reconstructed at the output J3