Datasheet Texas Instruments LF412ACN/NOPB

Low Offset, Low Drift Dual JFET Input Operational Amplifier 8-PDIP 0 to 70

Datasheets

PDF, 3.1 Mb, Revision: F, File published: Oct 27, 2014

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

Additional Features	N/A
Architecture	FET
CMRR(Min)	70 dB
CMRR(Typ)	100 dB
GBW(Typ)	4 MHz
IIB(Max)	200 pA
Iq per channel(Max)	3.25 mA
Iq per channel(Typ)	1.8 mA
Number of Channels	2
Offset Drift(Typ)	7 uV/C
Operating Temperature Range	0 to 70 C
Output Current(Typ)	25 mA
Package Group	PDIP
Package Size: mm2:W x L	See datasheet (PDIP) PKG
Rail-to-Rail	In to V+
Rating	Catalog
Slew Rate(Typ)	15 V/us
Total Supply Voltage(Max)	44 +5V=5, +/-5V=10
Total Supply Voltage(Min)	10 +5V=5, +/-5V=10
Vn at 1kHz(Typ)	25 nV/rtHz
Vos (Offset Voltage @ 25C)(Max)	1 mV

RoHS

Compliant

Download
AN-447 Protection Schemes for BI-FET Amplifiers and Switches
PDF, 80 Kb, File published: May 2, 2004
Application Note 447 Protection Schemes for BI-FET Amplifiers and Switches
Download
Effect of Heavy Loads on Accuracy and Linearity of Op Amp Circuits (Rev. B)
PDF, 81.7 Mb, Revision: B, File published: Apr 22, 2013
This application report discusses the effect of heavy loads on the accuracy and linearity of operationalamplifier circuits.
Download
AN-301 Signal Conditioning for Sophisticated Transducers (Rev. B)
PDF, 1.2 Mb, Revision: B, File published: May 6, 2013
This application note discusses signal conditioning and applications information for a diverse group ofsophisticated and unusual transducers.
Download
AN-272 Op Amp Booster Designs (Rev. B)
PDF, 959 Kb, Revision: B, File published: Apr 23, 2013
This application report describes the output booster or post amplifier designs required to achieveneeded voltage or current gain in applications that require substantially greater output voltage swing orcurrent (or both) than IC amplifiers can deliver.

Series: LF412-N (2)