Datasheet Texas Instruments THS10064
| Manufacturer | Texas Instruments |
| Series | THS10064 |
10-Bit, 6 MSPS ADC Quad Ch. (Config.), DSP/uP Interface, Integ. 16x FIFO, Ch. AutoScan, Low Power
Datasheets
THS10064: 10-Bit, 4 Analog Input, 6 MSPS, Simultaneous Sampling A-to-D Converter datasheet
PDF, 504 Kb, Revision: B, File published: Dec 10, 2002
Extract from the document
Prices
Status
| THS10064CDA | THS10064CDAG4 | THS10064CDAR | THS10064IDA | THS10064IDAG4 | |
|---|---|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No | No | No | No |
Packaging
| THS10064CDA | THS10064CDAG4 | THS10064CDAR | THS10064IDA | THS10064IDAG4 | |
|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 |
| Pin | 32 | 32 | 32 | 32 | 32 |
| Package Type | DA | DA | DA | DA | DA |
| Industry STD Term | TSSOP | TSSOP | TSSOP | TSSOP | TSSOP |
| JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
| Package QTY | 46 | 46 | 2000 | 46 | 46 |
| Carrier | TUBE | TUBE | LARGE T&R | TUBE | TUBE |
| Device Marking | THS10064 | THS10064 | THS10064 | THS10064I | THS10064I |
| Width (mm) | 6.2 | 6.2 | 6.2 | 6.2 | 6.2 |
| Length (mm) | 11 | 11 | 11 | 11 | 11 |
| Thickness (mm) | 1.15 | 1.15 | 1.15 | 1.15 | 1.15 |
| Pitch (mm) | .65 | .65 | .65 | .65 | .65 |
| Max Height (mm) | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| Mechanical Data | Download | Download | Download | Download | Download |
Parametrics
| Parameters / Models | THS10064CDA | THS10064CDAG4 | THS10064CDAR | THS10064IDA | THS10064IDAG4 |
|---|---|---|---|---|---|
| # Input Channels | 4 | 4 | 4 | 4 | 4 |
| Analog Voltage AVDD(Max), V | 5.25 | 5.25 | 5.25 | 5.25 | 5.25 |
| Analog Voltage AVDD(Min), V | 4.75 | 4.75 | 4.75 | 4.75 | 4.75 |
| Architecture | Pipeline | Pipeline | Pipeline | Pipeline | Pipeline |
| Digital Supply(Max), V | 5.25 | 5.25 | 5.25 | 5.25 | 5.25 |
| Digital Supply(Min), V | 3 | 3 | 3 | 3 | 3 |
| INL(Max), +/-LSB | 1 | 1 | 1 | 1 | 1 |
| Input Range(Max), V | 4 | 4 | 4 | 4 | 4 |
| Input Range(Min), V | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 |
| Input Type | Differential,Single-Ended | Differential,Single-Ended | Differential,Single-Ended | Differential,Single-Ended | Differential,Single-Ended |
| Integrated Features | N/A | N/A | N/A | N/A | N/A |
| Interface | Parallel | Parallel | Parallel | Parallel | Parallel |
| Multi-Channel Configuration | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed |
| Operating Temperature Range, C | -40 to 85,0 to 70 | -40 to 85,0 to 70 | -40 to 85,0 to 70 | -40 to 85,0 to 70 | -40 to 85,0 to 70 |
| Package Group | TSSOP | TSSOP | TSSOP | TSSOP | TSSOP |
| Package Size: mm2:W x L, PKG | 32TSSOP: 89 mm2: 8.1 x 11(TSSOP) | 32TSSOP: 89 mm2: 8.1 x 11(TSSOP) | 32TSSOP: 89 mm2: 8.1 x 11(TSSOP) | 32TSSOP: 89 mm2: 8.1 x 11(TSSOP) | 32TSSOP: 89 mm2: 8.1 x 11(TSSOP) |
| Power Consumption(Typ), mW | 186 | 186 | 186 | 186 | 186 |
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog |
| Reference Mode | Ext,Int | Ext,Int | Ext,Int | Ext,Int | Ext,Int |
| Resolution, Bits | 10 | 10 | 10 | 10 | 10 |
| SINAD, dB | 59 | 59 | 59 | 59 | 59 |
| SNR, dB | 61 | 61 | 61 | 61 | 61 |
| Sample Rate (max), SPS | 6MSPS | 6MSPS | 6MSPS | 6MSPS | 6MSPS |
| Sample Rate(Max), MSPS | 6 | 6 | 6 | 6 | 6 |
| THD(Typ), dB | -64 | -64 | -64 | -64 | -64 |
Eco Plan
| THS10064CDA | THS10064CDAG4 | THS10064CDAR | THS10064IDA | THS10064IDAG4 | |
|---|---|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant | Compliant | Compliant |
Application Notes
- Resetting Non-FIFO Variations of the 10-bit THS10064PDF, 38 Kb, File published: May 9, 2002
The THS1007 and THS1009 are non-FIFO variations of the THS10064. They require some special procedures for properly resetting and configuring the device. This application brief explains the necessary steps required to get reliable data from these 10-bit, two and four channel simultaneous sampling data converters. - Reading the Configuration Registers of the 10-bit THS10064, THS1007, THS10082PDF, 39 Kb, File published: May 9, 2002
The THS10064, THS1007, THS10082, and the THS1009 are 10-bit variations of the THS1206. A useful feature of the THS1206 is the ability to read back the configuration register values for verification of the user configuration settings. While not specifically mentioned in the data sheets, these 10-bit parts provide similar debug functions. - Noise Analysis for High Speed Op Amps (Rev. A)PDF, 256 Kb, Revision: A, File published: Jan 17, 2005
As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu
Model Line
Series: THS10064 (5)
Manufacturer's Classification
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)
