Datasheet AD9640 (Analog Devices) - 4
| Manufacturer | Analog Devices |
| Description | 14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter |
| Pages / Page | 54 / 4 — AD9640. TABLE OF CONTENTS |
| Revision | B |
| File Format / Size | PDF / 1.2 Mb |
| Document Language | English |
AD9640. TABLE OF CONTENTS
Model Line for this Datasheet
Text Version of Document
link to page 5 link to page 6 link to page 7 link to page 7 link to page 7 link to page 7 link to page 8 link to page 8 link to page 8 link to page 9 link to page 9 link to page 9 link to page 10 link to page 10 link to page 10 link to page 11 link to page 14 link to page 16 link to page 17 link to page 21 link to page 22 link to page 27 link to page 29 link to page 32 link to page 33 link to page 34 link to page 37 link to page 39 link to page 40 link to page 41 link to page 42 link to page 43 link to page 43 link to page 44 link to page 45 link to page 51 link to page 52 link to page 53 link to page 51 link to page 1 link to page 1 link to page 1 link to page 1 link to page 12 link to page 13 link to page 16 link to page 16 link to page 27 link to page 27 link to page 30 link to page 33 link to page 34 link to page 34 link to page 35 link to page 35 link to page 37 link to page 37 link to page 38 link to page 38 link to page 38 link to page 40 link to page 40 link to page 42 link to page 42 link to page 44 link to page 48
AD9640 TABLE OF CONTENTS
Features .. 1 Clock Input Considerations .. 28 Applications ... 1 Power Dissipation and Standby Mode .. 30 Functional Block Diagram .. 1 Digital Outputs ... 31 Product Highlights ... 1 Timing ... 31 Revision History ... 3 ADC Overrange and Gain Control .. 32 General Description ... 4 Fast Detect Overview ... 32 Specifications ... 5 ADC Fast Magnitude ... 32 ADC DC Specifications—AD9640ABCPZ-80, ADC Overrange (OR) .. 33 AD9640BCPZ-80, AD9640ABCPZ-105, and Gain Switching .. 33 AD9640BCPZ-105 ... 5 Signal Monitor .. 35 ADC DC Specifications—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, and Peak Detector Mode... 35 AD9640BCPZ-150 ... 6 RMS/MS Magnitude Mode ... 35 ADC AC Specifications—AD9640ABCPZ-80, Threshold Crossing Mode ... 36 AD9640BCPZ-80, AD9640ABCPZ-105, and Additional Control Bits ... 36 AD9640BCPZ-105 ... 7 DC Correction .. 36 ADC AC Specifications—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, and Signal Monitor SPORT Output .. 37 AD9640BCPZ 150 ... 8 Built-In Self-Test (BIST) and Output Test .. 38 Digital Specifications ... 9 Built-In Self-Test (BIST) .. 38 Switching Specifications—AD9640ABCPZ-80, Output Test Modes ... 38 AD9640BCPZ-80, AD9640ABCPZ-105, and Channel/Chip Synchronization .. 39 AD9640BCPZ-105 ... 10 Serial Port Interface (SPI) .. 40 Switching Specifications—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, and Configuration Using the SPI ... 40 AD9640BCPZ-150 ... 11 Hardware Interface ... 40 Timing Specifications .. 12 Configuration Without the SPI .. 41 Absolute Maximum Ratings .. 14 SPI Accessible Features .. 41 Thermal Characteristics .. 14 Memory Map .. 42 ESD Caution .. 14 Reading the Memory Map Table .. 42 Pin Configurations and Function Descriptions ... 15 External Memory Map .. 43 Equivalent Circuits ... 19 Memory Map Register Description ... 46 Typical Performance Characteristics ... 20 Applications Information .. 49 Theory of Operation .. 25 Design Guidelines .. 49 ADC Architecture .. 25 Outline Dimensions ... 50 Analog Input Considerations .. 25 Ordering Guide .. 51 Voltage Reference ... 27 Rev. B | Page 2 of 52 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS ADC DC SPECIFICATIONS—AD9640ABCPZ-80, AD9640BCPZ80, AD9640ABCPZ-105, AND AD9640BCPZ-105 ADC DC SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ125, AD9640ABCPZ-150, AND AD9640BCPZ150 ADC AC SPECIFICATIONS—AD9640ABCPZ-80, AD9640BCPZ80, AD9640ABCPZ-105, AND AD9640BCPZ-105 ADC AC SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ125, AD9640ABCPZ-150, AND AD9640BCPZ 150 DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS—AD9640ABCPZ-80, AD9640BCPZ-80, AD9640ABCPZ-105, AND AD9640BCPZ105 SWITCHING SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, AND AD9640BCPZ150 TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Input Common Mode Differential Input Configurations Single-Ended Input Configuration VOLTAGE REFERENCE Internal Reference Connection External Reference Operation CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND STANDBY MODE DIGITAL OUTPUTS Digital Output Enable Function (OEB) TIMING Data Clock Output (DCO) ADC OVERRANGE AND GAIN CONTROL FAST DETECT OVERVIEW ADC FAST MAGNITUDE ADC OVERRANGE (OR) GAIN SWITCHING Coarse Upper Threshold (C_UT) Fine Upper Threshold (F_UT) Fine Lower Threshold (F_LT) Increment Gain (IG) and Decrement Gain (DG) SIGNAL MONITOR PEAK DETECTOR MODE RMS/MS MAGNITUDE MODE THRESHOLD CROSSING MODE ADDITIONAL CONTROL BITS Signal Monitor Enable Bit Complex Power Calculation Mode Enable Bit DC CORRECTION DC Correction Bandwidth DC Correction Readback DC Correction Freeze DC Correction Enable Bits SIGNAL MONITOR SPORT OUTPUT SMI SCLK SMI SDFS SMI SDO BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST BUILT-IN SELF-TEST (BIST) OUTPUT TEST MODES CHANNEL/CHIP SYNCHRONIZATION SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP TABLE Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers EXTERNAL MEMORY MAP MEMORY MAP REGISTER DESCRIPTION Sync Control (Register 0x100) Bit 7—Signal Monitor Sync Enable Bits[6:3]—Reserved Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable Fast Detect Control (Register 0x104) Bits[7:4]—Reserved Bits[3:1]—Fast Detect Mode Select Bit 0—Fast Detect Enable Fine Upper Threshold (Register 0x106 and Register 0x107) Register 0x106, Bits[7:0]—Fine Upper Threshold[7:0] Register 0x107, Bits[7:5]—Reserved Register 0x107, Bits[4:0]—Fine Upper Threshold[12:8] Fine Lower Threshold (Register 0x108 and Register 0x109) Register 0x108, Bits[7:0]—Fine Lower Threshold[7:0]Register 0x109, Bits[7:5]—ReservedRegister 0x109, Bits[4:0]—Fine Lower Threshold[12:8] Signal Monitor DC Correction Control (Register 0x10C) Bit 7—ReservedBit 6—DC Correction Freeze Bits[5:2]—DC Correction Bandwidth Bit 1—DC Correction for Signal Path Enable Bit 0—DC Correction for SM Enable Signal Monitor DC Value Channel A (Register 0x10D and Register 0x10E) Register 0x10D, Bits[7:0]—Channel A DC Value[7:0] Register 0x10E, Bits[7:0]—Channel A DC Value[13:8] Signal Monitor DC Value Channel B (Register 0x10F and Register 0x110) Register 0x10F Bits[7:0]—Channel B DC Value[7:0] Register 0x110 Bits[7:0]—Channel B DC Value[13:8] Signal Monitor SPORT Control (Register 0x111) Bit 7—Reserved Bit 6—RMS/MS Magnitude Output Enable Bit 5—Peak Power Output Enable Bit 4—Threshold Crossing Output Enable Bits[3:2]—SPORT SMI SCLK Divide Bit 1— SPORT SMI SCLK Sleep Bit 0—Signal Monitor SPORT Output Enable Signal Monitor Control (Register 0x112) Bit 7—Complex Power Calculation Mode Enable Bits[6:4]—Reserved Bit 3—Signal Monitor RMS/MS Select Bits[2:1]—Signal Monitor Mode Bit 0—Signal Monitor Enable Signal Monitor Period (Register 0x113 to Register 0x115) Register 0x113, Bits[7:0]—Signal Monitor Period[7:0] Register 0x114, Bits[7:0]—Signal Monitor Period[15:8] Register 0x115, Bits[7:0]—Signal Monitor Period[23:16] Signal Monitor Result Channel A (Register 0x116 to Register 0x118) Register 0x116, Bits[7:0]—Signal Monitor Result Channel A[7:0] Register 0x117, Bits[7:0]—Signal Monitor Result Channel A[15:8] Register 0x118, Bits[7:4]—Reserved Register 0x118, Bits[3:0]—Signal Monitor Result Channel A[19:16] Signal Monitor Result Channel B (Register 0x119 to Register 0x11B) Register 0x119, Bits[7:0]— Signal Monitor Result Channel B[7:0] Register 0x11A, Bits[7:0]—Signal Monitor Result Channel B[15:8] Register 0x11B, Bits[7:4]—Reserved Register 0x11B, Bits[3:0]—Signal Monitor Result Channel B[19:16] APPLICATIONS INFORMATION DESIGN GUIDELINES Power and Ground Recommendations LVDS Operation Exposed Paddle Thermal Heat Slug Recommendations CML RBIAS Reference Decoupling SPI Port OUTLINE DIMENSIONS ORDERING GUIDE
AD9640 TABLE OF CONTENTS
Features .. 1 Clock Input Considerations .. 28 Applications ... 1 Power Dissipation and Standby Mode .. 30 Functional Block Diagram .. 1 Digital Outputs ... 31 Product Highlights ... 1 Timing ... 31 Revision History ... 3 ADC Overrange and Gain Control .. 32 General Description ... 4 Fast Detect Overview ... 32 Specifications ... 5 ADC Fast Magnitude ... 32 ADC DC Specifications—AD9640ABCPZ-80, ADC Overrange (OR) .. 33 AD9640BCPZ-80, AD9640ABCPZ-105, and Gain Switching .. 33 AD9640BCPZ-105 ... 5 Signal Monitor .. 35 ADC DC Specifications—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, and Peak Detector Mode... 35 AD9640BCPZ-150 ... 6 RMS/MS Magnitude Mode ... 35 ADC AC Specifications—AD9640ABCPZ-80, Threshold Crossing Mode ... 36 AD9640BCPZ-80, AD9640ABCPZ-105, and Additional Control Bits ... 36 AD9640BCPZ-105 ... 7 DC Correction .. 36 ADC AC Specifications—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, and Signal Monitor SPORT Output .. 37 AD9640BCPZ 150 ... 8 Built-In Self-Test (BIST) and Output Test .. 38 Digital Specifications ... 9 Built-In Self-Test (BIST) .. 38 Switching Specifications—AD9640ABCPZ-80, Output Test Modes ... 38 AD9640BCPZ-80, AD9640ABCPZ-105, and Channel/Chip Synchronization .. 39 AD9640BCPZ-105 ... 10 Serial Port Interface (SPI) .. 40 Switching Specifications—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, and Configuration Using the SPI ... 40 AD9640BCPZ-150 ... 11 Hardware Interface ... 40 Timing Specifications .. 12 Configuration Without the SPI .. 41 Absolute Maximum Ratings .. 14 SPI Accessible Features .. 41 Thermal Characteristics .. 14 Memory Map .. 42 ESD Caution .. 14 Reading the Memory Map Table .. 42 Pin Configurations and Function Descriptions ... 15 External Memory Map .. 43 Equivalent Circuits ... 19 Memory Map Register Description ... 46 Typical Performance Characteristics ... 20 Applications Information .. 49 Theory of Operation .. 25 Design Guidelines .. 49 ADC Architecture .. 25 Outline Dimensions ... 50 Analog Input Considerations .. 25 Ordering Guide .. 51 Voltage Reference ... 27 Rev. B | Page 2 of 52 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS ADC DC SPECIFICATIONS—AD9640ABCPZ-80, AD9640BCPZ80, AD9640ABCPZ-105, AND AD9640BCPZ-105 ADC DC SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ125, AD9640ABCPZ-150, AND AD9640BCPZ150 ADC AC SPECIFICATIONS—AD9640ABCPZ-80, AD9640BCPZ80, AD9640ABCPZ-105, AND AD9640BCPZ-105 ADC AC SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ125, AD9640ABCPZ-150, AND AD9640BCPZ 150 DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS—AD9640ABCPZ-80, AD9640BCPZ-80, AD9640ABCPZ-105, AND AD9640BCPZ105 SWITCHING SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, AND AD9640BCPZ150 TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Input Common Mode Differential Input Configurations Single-Ended Input Configuration VOLTAGE REFERENCE Internal Reference Connection External Reference Operation CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND STANDBY MODE DIGITAL OUTPUTS Digital Output Enable Function (OEB) TIMING Data Clock Output (DCO) ADC OVERRANGE AND GAIN CONTROL FAST DETECT OVERVIEW ADC FAST MAGNITUDE ADC OVERRANGE (OR) GAIN SWITCHING Coarse Upper Threshold (C_UT) Fine Upper Threshold (F_UT) Fine Lower Threshold (F_LT) Increment Gain (IG) and Decrement Gain (DG) SIGNAL MONITOR PEAK DETECTOR MODE RMS/MS MAGNITUDE MODE THRESHOLD CROSSING MODE ADDITIONAL CONTROL BITS Signal Monitor Enable Bit Complex Power Calculation Mode Enable Bit DC CORRECTION DC Correction Bandwidth DC Correction Readback DC Correction Freeze DC Correction Enable Bits SIGNAL MONITOR SPORT OUTPUT SMI SCLK SMI SDFS SMI SDO BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST BUILT-IN SELF-TEST (BIST) OUTPUT TEST MODES CHANNEL/CHIP SYNCHRONIZATION SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP TABLE Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers EXTERNAL MEMORY MAP MEMORY MAP REGISTER DESCRIPTION Sync Control (Register 0x100) Bit 7—Signal Monitor Sync Enable Bits[6:3]—Reserved Bit 2—Clock Divider Next Sync Only Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable Fast Detect Control (Register 0x104) Bits[7:4]—Reserved Bits[3:1]—Fast Detect Mode Select Bit 0—Fast Detect Enable Fine Upper Threshold (Register 0x106 and Register 0x107) Register 0x106, Bits[7:0]—Fine Upper Threshold[7:0] Register 0x107, Bits[7:5]—Reserved Register 0x107, Bits[4:0]—Fine Upper Threshold[12:8] Fine Lower Threshold (Register 0x108 and Register 0x109) Register 0x108, Bits[7:0]—Fine Lower Threshold[7:0]Register 0x109, Bits[7:5]—ReservedRegister 0x109, Bits[4:0]—Fine Lower Threshold[12:8] Signal Monitor DC Correction Control (Register 0x10C) Bit 7—ReservedBit 6—DC Correction Freeze Bits[5:2]—DC Correction Bandwidth Bit 1—DC Correction for Signal Path Enable Bit 0—DC Correction for SM Enable Signal Monitor DC Value Channel A (Register 0x10D and Register 0x10E) Register 0x10D, Bits[7:0]—Channel A DC Value[7:0] Register 0x10E, Bits[7:0]—Channel A DC Value[13:8] Signal Monitor DC Value Channel B (Register 0x10F and Register 0x110) Register 0x10F Bits[7:0]—Channel B DC Value[7:0] Register 0x110 Bits[7:0]—Channel B DC Value[13:8] Signal Monitor SPORT Control (Register 0x111) Bit 7—Reserved Bit 6—RMS/MS Magnitude Output Enable Bit 5—Peak Power Output Enable Bit 4—Threshold Crossing Output Enable Bits[3:2]—SPORT SMI SCLK Divide Bit 1— SPORT SMI SCLK Sleep Bit 0—Signal Monitor SPORT Output Enable Signal Monitor Control (Register 0x112) Bit 7—Complex Power Calculation Mode Enable Bits[6:4]—Reserved Bit 3—Signal Monitor RMS/MS Select Bits[2:1]—Signal Monitor Mode Bit 0—Signal Monitor Enable Signal Monitor Period (Register 0x113 to Register 0x115) Register 0x113, Bits[7:0]—Signal Monitor Period[7:0] Register 0x114, Bits[7:0]—Signal Monitor Period[15:8] Register 0x115, Bits[7:0]—Signal Monitor Period[23:16] Signal Monitor Result Channel A (Register 0x116 to Register 0x118) Register 0x116, Bits[7:0]—Signal Monitor Result Channel A[7:0] Register 0x117, Bits[7:0]—Signal Monitor Result Channel A[15:8] Register 0x118, Bits[7:4]—Reserved Register 0x118, Bits[3:0]—Signal Monitor Result Channel A[19:16] Signal Monitor Result Channel B (Register 0x119 to Register 0x11B) Register 0x119, Bits[7:0]— Signal Monitor Result Channel B[7:0] Register 0x11A, Bits[7:0]—Signal Monitor Result Channel B[15:8] Register 0x11B, Bits[7:4]—Reserved Register 0x11B, Bits[3:0]—Signal Monitor Result Channel B[19:16] APPLICATIONS INFORMATION DESIGN GUIDELINES Power and Ground Recommendations LVDS Operation Exposed Paddle Thermal Heat Slug Recommendations CML RBIAS Reference Decoupling SPI Port OUTLINE DIMENSIONS ORDERING GUIDE
