Datasheet AD9237 (Analog Devices) - 6

ManufacturerAnalog Devices
Description12-Bit, 20/40/65 MSPS 3 V Low Power A/D Converter
Pages / Page25 / 6 — Data Sheet. AD9237. AD9237BCP-20. AD9237BCP-40. AD9237BCP-65. Parameter. …
RevisionC
File Format / SizePDF / 620 Kb
Document LanguageEnglish

Data Sheet. AD9237. AD9237BCP-20. AD9237BCP-40. AD9237BCP-65. Parameter. Min. Typ. Max. Unit. SWITCHING SPECIFICATIONS. Table 4

Data Sheet AD9237 AD9237BCP-20 AD9237BCP-40 AD9237BCP-65 Parameter Min Typ Max Unit SWITCHING SPECIFICATIONS Table 4

Model Line for this Datasheet

Text Version of Document

Data Sheet AD9237 AD9237BCP-20 AD9237BCP-40 AD9237BCP-65 Parameter Min Typ Max Min Typ Max Min Typ Max Unit
SPURIOUS-FREE DYNAMIC RANGE (SFDR) fINPUT = 2.4 MHz 88.0 83.5 85.5 dBc fINPUT = 9.7 MHz 72.4 87.5 dBc fINPUT = 19.6 MHz 72.2 82.4 dBc fINPUT = 34.2 MHz 69.4 80.1 dBc fINPUT = 70 MHz 80.5 77.9 74.9 dBc WORST HARMONIC (SECOND OR THIRD) fINPUT = 2.4 MHz −88.0 −83.5 −85.5 dBc fINPUT = 9.7 MHz −72.4 −87.5 dBc fINPUT = 19.6 MHz −72.2 −82.4 dBc fINPUT = 34.2 MHz −69.4 −80.1 dBc fINPUT = 70 MHz −80.5 −77.9 −74.9 dBc WORST OTHER SPUR fINPUT = 2.4 MHz −90 −90 −90 dBc fINPUT = 9.7 MHz −73.4 −90 dBc fINPUT = 19.6 MHz −73.1 −90 dBc fINPUT = 34.2 MHz −72.0 −90 dBc fINPUT = 70 MHz −90 −90 −90 dBc
SWITCHING SPECIFICATIONS Table 4. AD9237BCP-20 AD9237BCP-40 AD9237BCP-65 Parameter Min Typ Max Min Typ Max Min Typ Max Unit
CLK INPUT PARAMETERS Maximum Conversion Rate 20 40 65 MSPS Minimum Conversion Rate 1 1 1 MSPS CLK Period 50.0 25.0 15.4 ns CLK Pulse Width High1 15.0 8.8 6.2 ns CLK Pulse Width Low1 15.0 8.8 6.2 ns DATA OUTPUT PARAMETERS Output Delay (tPD)2 3.5 3.5 3.5 ns Pipeline Delay (Latency) 9 9 9 Cycles Output Enable Time 6 6 6 ns Output Disable Time 3 3 3 ns Aperture Delay (tA) 1.0 1.0 1.0 ns Aperture Uncertainty (Jitter, tJ) 0.5 0.5 0.5 ps rms Wake-Up Time (Sleep Mode)3 3.0 3.0 3.0 ms Wake-Up Time (Standby Mode)3 3.0 3.0 3.0 µs OUT-OF-RANGE RECOVERY TIME 1 1 2 Cycles 1 With duty cycle stabilizer enabled. 2 Output delay is measured from CLK 50% transition to DATA 50% transition, with 5 pF load on each output. 3 Wake-up time is dependent on value of decoupling capacitors; typical values shown with 0.1 µF and 10 µF capacitors on REFT and REFB. Rev. C | Page 5 of 24 Document Outline Features Applications Functional Block Diagram General Description Product Highlights Table of Contents Revision History Specifications DC Specifications Digital Specifications AC Specifications Switching Specifications Timing Diagram Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Terminology Equivalent Circuits Typical Performance Characteristics Applying the AD9237 Theory of Operation Analog Input and Reference Overview Differential Input Configurations Single-Ended Input Configuration Voltage Reference Internal Reference Connection External Reference Operation Clock Input Considerations Power Dissipation, Power Scaling, and Standby Mode Digital Outputs Operational Mode Selection Out of Range (OTR) Digital Output Enable Function (OE) Timing Outline Dimensions Ordering Guide
EMS supplier