Datasheet Texas Instruments DAC5675AIPHPR
| Manufacturer | Texas Instruments |
| Series | DAC5675A |
| Part Number | DAC5675AIPHPR |
14-Bit, 400-MSPS Digital-to-Analog Converter (DAC) 48-HTQFP -40 to 85
Datasheets
DAC5675A 14-Bit, 400-MSPS Digital-to-Analog Converter datasheet
PDF, 1.1 Mb, Revision: D, File published: Jul 1, 2016
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 48 |
| Package Type | PHP |
| Industry STD Term | HTQFP |
| JEDEC Code | S-PQFP-G |
| Package QTY | 1000 |
| Carrier | LARGE T&R |
| Device Marking | DAC5675AI |
| Width (mm) | 7 |
| Length (mm) | 7 |
| Thickness (mm) | 1 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1.2 |
| Mechanical Data | Download |
Parametrics
| Approx. Price (US$) | 39.71 | 1ku |
| Architecture | Current Sink |
| DAC Channels | 1 |
| Interface | Parallel LVDS |
| Interpolation | 1x |
| Operating Temperature Range(C) | -40 to 85 |
| Package Group | HTQFP |
| Package Size: mm2:W x L (PKG) | 48HTQFP: 81 mm2: 9 x 9(HTQFP) |
| Power Consumption(Typ)(mW) | 660 |
| Rating | Catalog |
| Resolution(Bits) | 14 |
| SFDR(dB) | 74 |
| Sample / Update Rate(MSPS) | 400 |
Eco Plan
| RoHS | Compliant |
| Pb Free | Yes |
Design Kits & Evaluation Modules
- Evaluation Modules & Boards: DAC5675AEVM
DAC5675A Evaluation Module
Lifecycle Status: Active (Recommended for new designs) - Evaluation Modules & Boards: TSW2200EVM
TSW2200EVM: Low Cost Portable Power Supply
Lifecycle Status: Active (Recommended for new designs)
Application Notes
- Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACsPDF, 319 Kb, File published: Jul 14, 2009
- Passive Terminations for Current Output DACsPDF, 244 Kb, File published: Nov 10, 2008
The correct implementation of the high-speed DAC output termination is critical to achieving the best possible performance. The typical application involves choosing the correct network to create the necessary dc bias levels and correct effective impedance load to keep the output voltage within the compliance levels. This ensures that the maximum output signal amplitude and optimum ac performance - Design for a Wideband Differential Transimpedance DAC Output (Rev. A)PDF, 438 Kb, Revision: A, File published: Oct 17, 2016
High-speed digital-to-analog converters commonly offer a complementary current output signal. Most output interface implementations use either a resistive load and/or a transformer to convert this current source signal to a voltage. Where a dc-coupled interface is required, a carefully designed differential transimpedance stage can offer an attractive alternative. Design considerations and options - Q3 2009 Issue Analog Applications JournalPDF, 2.1 Mb, File published: Jul 14, 2009
- High Speed Digital-to-Analog Converters Basics (Rev. A)PDF, 829 Kb, Revision: A, File published: Oct 23, 2012
- Wideband Complementary Current Output DAC Single-Ended InterfacePDF, 597 Kb, File published: Jun 21, 2005
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Mb, File published: Jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Kb, File published: Jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
Model Line
Series: DAC5675A (2)
- DAC5675AIPHP DAC5675AIPHPR
Manufacturer's Classification
- Semiconductors > Data Converters > Digital-to-Analog Converters (DACs) > High Speed DACs (>10MSPS)
