Datasheet Texas Instruments SN74LVT125D

3.3-V ABT Quadruple Bus Buffers With 3-State Outputs 14-SOIC -40 to 85

Datasheets

PDF, 673 Kb, Revision: F, File published: Oct 13, 2003

Extract from the document

Lifecycle Status	NRND (Not recommended for new designs)
Manufacture's Sample Availability	No

Bits	4
F @ Nom Voltage(Max)	100 Mhz
ICC @ Nom Voltage(Max)	0.007 mA
Operating Temperature Range	-40 to 85 C
Output Drive (IOL/IOH)(Max)	-32/64 mA
Package Group	SOIC
Package Size: mm2:W x L	14SOIC: 52 mm2: 6 x 8.65(SOIC) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	LVT
VCC(Max)	3.6 V
VCC(Min)	2.7 V
Voltage(Nom)	3.3 V
tpd @ Nom Voltage(Max)	4 ns

RoHS

Compliant

Download
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revision: A, File published: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Download
LVT-to-LVTH Conversion
PDF, 84 Kb, File published: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Series: SN74LVT125 (13)

SN74LVT125D SN74LVT125DBLE SN74LVT125DBR SN74LVT125DBRG4 SN74LVT125DG4 SN74LVT125DR SN74LVT125DRG4 SN74LVT125NSR SN74LVT125PW SN74LVT125PWG4 SN74LVT125PWLE SN74LVT125PWR SN74LVT125PWRG4

Semiconductors > Logic > Buffer/Driver/Transceiver > Non-Inverting Buffer/Driver