Datasheet Texas Instruments DS90CF564MTDX/NOPB
| Manufacturer | Texas Instruments |
| Series | DS90CF564 |
| Part Number | DS90CF564MTDX/NOPB |
LVDS 18-Bit Color Flat Panel Display (FPD) Link - 65 MHz 48-TSSOP -10 to 70
Datasheets
DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display(FPD) Link - 65 MHz datasheet
PDF, 1.2 Mb, Revision: E, File published: Apr 17, 2013
Extract from the document
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 48 | 48 |
| Package Type | DGG | DGG |
| Industry STD Term | TSSOP | TSSOP |
| JEDEC Code | R-PDSO-G | R-PDSO-G |
| Package QTY | 1000 | 1000 |
| Carrier | LARGE T&R | LARGE T&R |
| Device Marking | DS90CF564MTD | >B |
| Width (mm) | 6.1 | 6.1 |
| Length (mm) | 12.5 | 12.5 |
| Thickness (mm) | 1.15 | 1.15 |
| Pitch (mm) | .5 | .5 |
| Max Height (mm) | 1.2 | 1.2 |
| Mechanical Data | Download | Download |
Parametrics
| Color Depth | 18 bpp |
| Function | Transmitter |
| Input Compatibility | FPD-Link LVDS |
| Operating Temperature Range | -10 to 70 C |
| Output Compatibility | LVCMOS,LVTTL |
| Package Group | TSSOP |
| Package Size: mm2:W x L | 48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP) PKG |
| Pixel Clock Min | 20 MHz |
| Pixel Clock(Max) | 65 MHz |
| Rating | Catalog |
| Total Throughput | 1300 Mbps |
Eco Plan
| RoHS | Compliant |
Application Notes
- AN-1056 STN Application Using FPD-LinkPDF, 85 Kb, File published: May 14, 2004
Application Note 1056 STN Application Using FPD-Link - TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color MapPDF, 52 Kb, File published: May 15, 2004
Application Note 1163 TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map - LVDS Display Interface (LDI) TFT Data Mapping for Interoperability w/FPD-LinkPDF, 65 Kb, File published: May 14, 2004
Application Note 1127 LVDS Display Interface (LDI) TFT Data Mapping for Interoperabil ity with FPD-Link - AN-1085 FPD-Link PCB and Interconnect Design-In GuidelinesPDF, 344 Kb, File published: May 14, 2004
Application Note 1085 FPD-Link PCB and Interconnect Design-In Guidelines - AN-1032 An Introduction to FPD-Link (Rev. C)PDF, 185 Kb, Revision: C, File published: Aug 8, 2017
The FPD-Linkchipsetarchitecturein conjunctionwith the LVDStechnologyprovidesthe highbandwidthinterfacenecessaryfor leadingedgedisplaytechnology.The conversionfromparallelTTL to serialLVDSallowsfor a narrowinterfacebetweengraphicscontrollerand panel.A narrowerinterfacemeanslowercablecost and simplifiesthe physicalconnectionthroug
Model Line
Series: DS90CF564 (2)
- DS90CF564MTD/NOPB DS90CF564MTDX/NOPB
Manufacturer's Classification
- Semiconductors > Interface > FPD-Link SerDes > Display SerDes