Datasheet Texas Instruments DS90CR217

ManufacturerTexas Instruments
SeriesDS90CR217
Datasheet Texas Instruments DS90CR217

+3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link Transmitter - 85 MHz

Datasheets

DS90CR217 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 85 MHz datasheet
PDF, 944 Kb, Revision: A, File published: Feb 19, 2013
Extract from the document

Prices

Status

DS90CR217MTDDS90CR217MTD/NOPBDS90CR217MTDX/NOPB
Lifecycle StatusNRND (Not recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNoNo

Packaging

DS90CR217MTDDS90CR217MTD/NOPBDS90CR217MTDX/NOPB
N123
Pin484848
Package TypeDGGDGGDGG
Industry STD TermTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY38381000
CarrierTUBETUBELARGE T&R
Device Marking>BDS90CR217MTDDS90CR217MTD
Width (mm)6.16.16.1
Length (mm)12.512.512.5
Thickness (mm)1.151.151.15
Pitch (mm).5.5.5
Max Height (mm)1.21.21.2
Mechanical DataDownloadDownloadDownload

Parametrics

Parameters / ModelsDS90CR217MTD
DS90CR217MTD
DS90CR217MTD/NOPB
DS90CR217MTD/NOPB
DS90CR217MTDX/NOPB
DS90CR217MTDX/NOPB
Clock Max, MHz858585
Clock Min, MHz202020
Compression Ratio21 to 321 to 321 to 3
Data Throughput, Mbps178517851785
ESD, kV777
FunctionSerializerSerializerSerializer
Input CompatibilityLVCMOSLVCMOSLVCMOS
Operating Temperature Range, C-10 to 70-10 to 70-10 to 70
Output CompatibilityLVDSLVDSLVDS
Package GroupTSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)
Parallel Bus Width, bits212121
ProtocolsChannel-Link IChannel-Link IChannel-Link I
RatingCatalogCatalogCatalog
Supply Voltage(s), V3.33.33.3

Eco Plan

DS90CR217MTDDS90CR217MTD/NOPBDS90CR217MTDX/NOPB
RoHSSee ti.comCompliantCompliant

Application Notes

  • Improving the Robustness of Channel Link Designs with Channel Link II Ser/Des (Rev. A)
    PDF, 62 Kb, Revision: A, File published: Apr 26, 2013
    This application note discusses how system designers are able to use Channel Link II ser/Des to improve old and new channel link designs.
  • CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications
    PDF, 269 Kb, File published: Oct 5, 1998
  • Multi-Drop Channel-Link Operation
    PDF, 212 Kb, File published: Oct 4, 2004
  • Receiver Skew Margin for Channel Link I and FPD Link I Devices
    PDF, 418 Kb, File published: Jan 13, 2016
  • AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines
    PDF, 245 Kb, File published: May 15, 2004
    Application Note 1108 Channel-Link PCB and Interconnect Design-In Guidelines

Model Line

Manufacturer's Classification

  • Semiconductors> Interface> Serializer, Deserializer> Channel Link I
EMS supplier