Datasheet Texas Instruments SN74LVT18512

Manufacturer	Texas Instruments
Series	SN74LVT18512

3.3-V ABT Scan Test Devices With 18-Bit Universal Bus Transceivers

Datasheets

PDF, 762 Kb, File published: Oct 1, 1997

Extract from the document

	SN74LVT18512DGGR
Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Parameters / Models	SN74LVT18512DGGR
Bits	18
F @ Nom Voltage(Max), Mhz	160
ICC @ Nom Voltage(Max), mA	24
Operating Temperature Range, C	-40 to 85
Output Drive (IOL/IOH)(Max), mA	64/-32
Package Group	TSSOP
Package Size: mm2:W x L, PKG	64TSSOP: 138 mm2: 8.1 x 17(TSSOP)
Rating	Catalog
Technology Family	LVT
VCC(Max), V	3.6
VCC(Min), V	2.7
Voltage(Nom), V	3.3
tpd @ Nom Voltage(Max), ns	4.9

	SN74LVT18512DGGR
RoHS	Compliant

Download
Programming CPLDs Via the 'LVT8986 LASP
PDF, 819 Kb, File published: Nov 1, 2005
This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to
Download
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revision: A, File published: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Download
LVT-to-LVTH Conversion
PDF, 84 Kb, File published: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Series: SN74LVT18512 (1)