Datasheet Microchip SY100EL91L
The SY100EL91L is a triple LVPECL-to-ECL or LVPECL-to-LVECL translator
- Download » Datasheet PDF, 112 Kb, File published: Nov 4, 2016
SY100EL91L - 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR
NOT RECOMMENDED FOR NEW DESIGNS
3.3V TRIPLE LVPECL-to-ECL
OR LVPECL-to-LVECL TRANSLATOR Micrel, Inc. DESCRIPTION FEATURES The SY100EL91L is a triple LVPECL-to-ECL or
A VBB output is provided for interfacing with single
ended PECL signals at the input. If a single ended input
is to be used, the VBB output should be connected to the
D input. The active signal would then drive the D input.
When used, the VBB output should be bypassed to ground
via a 0.01ВµF capacitor. The VBB output is designed to act
as the switching reference for the EL91L under single
ended input switching conditions. As a result this pin can
only source/sink up to 0.5mA of current.
To accomplish the level translation the EL91L requires
three power rails. The VCC supply should be connected
to the positive supply, and the V EE pin should be
connected to the negative power supply. The GND pins
as expected are connected to the system ground plane.
Both VEE and VCC should be bypassed to ground via
Under open input conditions, the D input will be biased
at VCC/2 and the D input will be pulled to GND. This
condition will force the Q output to a LOW, ensuring ...
|Core Supply Voltage, V||5||5|
|No. of Channels||Triple||Triple|
|Operating Temperature Range, °C||-40 to +85||-40 to +85|
|Output Frequency, Max||0.4||0.4|
|Output Voltage, V||5||5|
|Propagation Delay, Max||760||760|
|Within Device Skew, Max||100||100|
- Clock and Timing > Clock and Data Distribution > Translators