Datasheet Microchip SY58609UMG
The SY58609U is a 2
- Download » Datasheet, PDF, 751 Kb, 11-11-2015
SY58609U Data Sheet
4.25Gbps Precision, CML 2:1 MUX with
Internal Termination and Fail Safe Input General Description
The SY58609U is a 2.5/3.3V, high-speed, fully
differential CML 2:1 MUX capable of processing clock
signals up to 2.5GHz and data patterns up to 4.25Gbps.
The SY58609U is optimized to provide a buffered output
of the selected input with less than 20ps of skew and
less than 10pspp total jitter.
The differential input includes Micrelâ€™s unique, 3-pin
input termination architecture that interfaces to LVPECL,
LVDS or CML differential signals, (AC-or DC-coupled)
as small as 100mV (200mVpp) without any level-shifting
or termination resistor networks in the signal path. For
AC-coupled input interface applications, an integrated
reference voltage (VREF-AC) is provided to bias the VT pin.
The outputs are 400mV CML, with extremely fast
rise/fall times guaranteed to be less than 90ps.
The SY58609U operates from a 2.5V Â±5% supply or
3.3V Â±10% supply and is guaranteed over the full
industrial temperature range (â€“40Â°C to +85Â°C). For
applications that require LVPECL or LVDS outputs,
consider Micrelâ€™s SY58610U and SY58611U, 2:1 MUX ...
|Lifecycle Status||Production (Appropriate for new designs but newer alternatives may exist)|
|Fail-Safe Input||Yes FSI|
|Operating Temperature Range||-40 to +85 °C|
|Output Data Rate||4.2 Max|
|Output Frequency||2.5 Max|
|Propagation Delay||450 Max|
|Supply Voltage||2.5/3.3V V|
|Within Device Skew||20 Max|
- Clock and Timing > Clock and Data Distribution > Multiplexers