Datasheet AD7276, AD7277, AD7278 (Analog Devices) - 3
| Manufacturer | Analog Devices |
| Description | 3 MSPS, 8-Bit ADC in 8-Lead MSOP and 6-Lead TSOT |
| Pages / Page | 28 / 3 — Data Sheet. AD7276/AD7277/AD7278. SPECIFICATIONS AD7276. SPECIFICATIONS. … |
| Revision | D |
| File Format / Size | PDF / 596 Kb |
| Document Language | English |
Data Sheet. AD7276/AD7277/AD7278. SPECIFICATIONS AD7276. SPECIFICATIONS. Table 2. Parameter. A Grade2, 3. B, Y Grade2, 3. Unit
Model Line for this Datasheet
- AD7276ARMZ AD7276ARMZ-REEL AD7276AUJZ-500RL7 AD7276AUJZ-REEL7 AD7276BRMZ AD7276BRMZ-REEL AD7276BUJZ-500RL7 AD7276BUJZ-REEL7 AD7276YUJZ-500RL7 AD7276YUJZ-REEL7
Text Version of Document
link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
Data Sheet AD7276/AD7277/AD7278 SPECIFICATIONS AD7276 SPECIFICATIONS
VDD = 2.35 V to 3.6 V, B Grade and A Grade: fSCLK = 48 MHz, fSAMPLE = 3 MSPS, Y Grade:
1
fSCLK = 16 MHz, fSAMPLE = 1 MSPS, TA = TMIN to TMAX, unless otherwise noted.
Table 2. Parameter A Grade2, 3 B, Y Grade2, 3 Unit Test Conditions/Comments
DYNAMIC PERFORMANCE f = 1 MHz sine wave, B Grade IN f = 100 kHz sine wave, Y Grade IN Signal-to-Noise + Distortion (SINAD)4 68 68 dB min Signal-to-Noise Ratio (SNR) 69 69 dB min 70 70 dB typ Total Harmonic Distortion (THD)4 −73 −73 dB max −78 −78 dB typ Peak Harmonic or Spurious Noise (SFDR)4 −80 −80 dB typ Intermodulation Distortion (IMD)4 Second-Order Terms −82 −82 dB typ fa = 1 MHz, fb = 0.97 MHz Third-Order Terms −82 −82 dB typ fa = 1 MHz, fb = 0.97 MHz Aperture Delay 5 5 ns typ Aperture Jitter 18 18 ps typ Full Power Bandwidth 55 55 MHz typ @ 3 dB 8 8 MHz typ @ 0.1 dB DC ACCURACY Resolution 12 12 Bits Integral Nonlinearity4 ±1.5 ±1 LSB max Differential Nonlinearity4 +1.2/−0.99 +1.2/−0.99 LSB max Guaranteed no missed codes to 12 bits Offset Error4 ±4 ±3 LSB max Gain Error4 ±3.5 ±3.5 LSB max Total Unadjusted Error4 (TUE) ±5 ±3.5 LSB max ANALOG INPUT Input Voltage Ranges 0 to V 0 to V V DD DD DC Leakage Current ±1 ±1 µA max −40°C to +85°C ±5.5 ±5.5 µA max 85°C to 125°C Input Capacitance 42 42 pF typ When in track 10 10 pF typ When in hold LOGIC INPUTS Input High Voltage, V 1.7 1.7 V min 2.35 V ≤ V ≤ 2.7 V INH DD 2 2 V min 2.7 V < V ≤ 3.6 V DD Input Low Voltage, V 0.7 0.7 V max 2.35 V ≤ V ≤ 2.7 V INL DD 0.8 0.8 V max 2.7 V < V ≤ 3.6 V DD Input Current, I ±1 ±1 µA max Typically 10 nA, V = 0 V or V IN IN DD Input Capacitance, C 5 2 2 pF typ IN LOGIC OUTPUTS Output High Voltage, V V − 0.2 V − 0.2 V min I = 200 µA, V = 2.35 V to 3.6 V OH DD DD SOURCE DD Output Low Voltage, V 0.2 0.2 V max I = 200 µA OL SINK Floating-State Leakage Current ±2.5 ±2.5 µA max Floating-State Output Capacitance5 4.5 4.5 pF typ Output Coding Straight (natural) binary Rev. D | Page 3 of 28 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS AD7276 SPECIFICATIONS AD7277 SPECIFICATIONS AD7278 SPECIFICATIONS TIMING SPECIFICATIONS—AD7276/AD7277/AD7278 TIMING EXAMPLES Timing Example 1 Timing Example 2 ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM Analog Input Digital Inputs MODES OF OPERATION Normal Mode Partial Power-Down Mode Full Power-Down Mode Power-Up Times POWER VS. THROUGHPUT RATE SERIAL INTERFACE AD7278 IN A 10 SCLK CYCLE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7276/AD7277/AD7278 to Blackfin Processor APPLICATION HINTS GROUNDING AND LAYOUT EVALUATING PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE NOTES
Data Sheet AD7276/AD7277/AD7278 SPECIFICATIONS AD7276 SPECIFICATIONS
VDD = 2.35 V to 3.6 V, B Grade and A Grade: fSCLK = 48 MHz, fSAMPLE = 3 MSPS, Y Grade:
1
fSCLK = 16 MHz, fSAMPLE = 1 MSPS, TA = TMIN to TMAX, unless otherwise noted.
Table 2. Parameter A Grade2, 3 B, Y Grade2, 3 Unit Test Conditions/Comments
DYNAMIC PERFORMANCE f = 1 MHz sine wave, B Grade IN f = 100 kHz sine wave, Y Grade IN Signal-to-Noise + Distortion (SINAD)4 68 68 dB min Signal-to-Noise Ratio (SNR) 69 69 dB min 70 70 dB typ Total Harmonic Distortion (THD)4 −73 −73 dB max −78 −78 dB typ Peak Harmonic or Spurious Noise (SFDR)4 −80 −80 dB typ Intermodulation Distortion (IMD)4 Second-Order Terms −82 −82 dB typ fa = 1 MHz, fb = 0.97 MHz Third-Order Terms −82 −82 dB typ fa = 1 MHz, fb = 0.97 MHz Aperture Delay 5 5 ns typ Aperture Jitter 18 18 ps typ Full Power Bandwidth 55 55 MHz typ @ 3 dB 8 8 MHz typ @ 0.1 dB DC ACCURACY Resolution 12 12 Bits Integral Nonlinearity4 ±1.5 ±1 LSB max Differential Nonlinearity4 +1.2/−0.99 +1.2/−0.99 LSB max Guaranteed no missed codes to 12 bits Offset Error4 ±4 ±3 LSB max Gain Error4 ±3.5 ±3.5 LSB max Total Unadjusted Error4 (TUE) ±5 ±3.5 LSB max ANALOG INPUT Input Voltage Ranges 0 to V 0 to V V DD DD DC Leakage Current ±1 ±1 µA max −40°C to +85°C ±5.5 ±5.5 µA max 85°C to 125°C Input Capacitance 42 42 pF typ When in track 10 10 pF typ When in hold LOGIC INPUTS Input High Voltage, V 1.7 1.7 V min 2.35 V ≤ V ≤ 2.7 V INH DD 2 2 V min 2.7 V < V ≤ 3.6 V DD Input Low Voltage, V 0.7 0.7 V max 2.35 V ≤ V ≤ 2.7 V INL DD 0.8 0.8 V max 2.7 V < V ≤ 3.6 V DD Input Current, I ±1 ±1 µA max Typically 10 nA, V = 0 V or V IN IN DD Input Capacitance, C 5 2 2 pF typ IN LOGIC OUTPUTS Output High Voltage, V V − 0.2 V − 0.2 V min I = 200 µA, V = 2.35 V to 3.6 V OH DD DD SOURCE DD Output Low Voltage, V 0.2 0.2 V max I = 200 µA OL SINK Floating-State Leakage Current ±2.5 ±2.5 µA max Floating-State Output Capacitance5 4.5 4.5 pF typ Output Coding Straight (natural) binary Rev. D | Page 3 of 28 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS AD7276 SPECIFICATIONS AD7277 SPECIFICATIONS AD7278 SPECIFICATIONS TIMING SPECIFICATIONS—AD7276/AD7277/AD7278 TIMING EXAMPLES Timing Example 1 Timing Example 2 ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM Analog Input Digital Inputs MODES OF OPERATION Normal Mode Partial Power-Down Mode Full Power-Down Mode Power-Up Times POWER VS. THROUGHPUT RATE SERIAL INTERFACE AD7278 IN A 10 SCLK CYCLE SERIAL INTERFACE MICROPROCESSOR INTERFACING AD7276/AD7277/AD7278 to Blackfin Processor APPLICATION HINTS GROUNDING AND LAYOUT EVALUATING PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE NOTES
