Datasheet ADP5091, ADP5092 (Analog Devices) - 28

ManufacturerAnalog Devices
DescriptionUltralow Power Energy Harvester PMU with MPPT and Charge Management
Pages / Page28 / 28 — ADP5091/ADP5092. Data Sheet. OUTLINE DIMENSIONS. DETAIL A. (JEDEC 95). …
RevisionA
File Format / SizePDF / 931 Kb
Document LanguageEnglish

ADP5091/ADP5092. Data Sheet. OUTLINE DIMENSIONS. DETAIL A. (JEDEC 95). 4.10. 0.30. 4.00 SQ. 0.25. 3.90. PIN 1. 0.20. INDICATOR

ADP5091/ADP5092 Data Sheet OUTLINE DIMENSIONS DETAIL A (JEDEC 95) 4.10 0.30 4.00 SQ 0.25 3.90 PIN 1 0.20 INDICATOR

Model Line for this Datasheet

Text Version of Document

ADP5091/ADP5092 Data Sheet OUTLINE DIMENSIONS DETAIL A (JEDEC 95) 4.10 0.30 4.00 SQ 0.25 3.90 PIN 1 0.20 INDICATOR PIN 1 19 24 INDIC ATOR AREA OPTIONS (SEE DETAIL A) 18 1 0.50 BSC 2.44 EXPOSED 2.30 SQ PAD 2.16 13 6 0.50 12 7 TOP VIEW 0.20 MIN 0.40 BOTTOM VIEW 0.30 0.80 FOR PROPER CONNECTION OF 0.75 0.05 MAX THE EXPOSED PAD, REFER TO 0.70 THE PIN CONFIGURATION AND 0.02 NOM FUNCTION DESCRIPTIONS COPLANARITY SECTION OF THIS DATA SHEET. SEATING 0.08 PLANE 0.203 REF B 5111 7- 4/ 201 0399 -0 G -09- K P COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8 03
Figure 49. 24-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-24-14) Dimensions shown in millimeters
ORDERING GUIDE Model1 Temperature Range Package Description Package Option
ADP5091ACPZ-1-R7 −40°C to + 125°C 24-Lead Lead Frame Chip Scale Package [LFCSP], 200 mA Input CP-24-14 Peak Current ADP5091ACPZ-2-R7 −40°C to + 125°C 24-Lead Lead Frame Chip Scale Package [LFCSP], 300 mA Input CP-24-14 Peak Current ADP5092ACPZ-1-R7 −40°C to + 125°C 24-Lead Lead Frame Chip Scale Package [LFCSP], 200 mA Input CP-24-14 Peak Current ADP5091-1-EVALZ Evaluation Board ADP5091-2-EVALZ Evaluation Board with Solar Harvester and Super Capacitor ADP5092-1-EVALZ Evaluation Board 1 Z = RoHS Compliant Part.
©2016–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14145-0-5/17(A)
Rev. A | Page 28 of 28 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT GENERAL DESCRIPTION REVISION HISTORY DETAILED FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS REGULATED OUTPUT SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION FAST COLD START-UP CIRCUIT (VSYS < VSYS_TH, VIN > VIN_COLD) MAIN BOOST REGULATOR (VBAT_TERM > VSYS > VSYS_TH) VIN OPEN CIRCUIT AND MPPT MINIMUM OPERATION THRESHOLD FUNCTION DISABLING BOOST REGULATED OUTPUT WORKING MODE REG_D0 AND REG_D1 REGULATED OUTPUT CONFIGURATION REG_GOOD (ADP5092 ONLY) ENERGY STORAGE CHARGE MANAGEMENT BACKUP STORAGE PATH BACKUP AND BAT SELECTION THRESHOLD BATTERY OVERCHARGING PROTECTION BATTERY DISCHARGING PROTECTION POWER GOOD (PGOOD) POWER PATH WORKING FLOW CURRENT-LIMIT AND SHORT-CIRCUIT PROTECTION THERMAL SHUTDOWN APPLICATIONS INFORMATION ENERGY HARVESTER SELECTION ENERGY STORAGE ELEMENT SELECTION INDUCTOR SELECTION CAPACITOR SELECTION Input Capacitor SYS Capacitor REG_OUT Capacitor CBP Capacitor LAYOUT AND ASSEMBLY CONSIDERATIONS TYPICAL APPLICATION CIRCUITS FACTORY PROGRAMMABLE OPTIONS OUTLINE DIMENSIONS ORDERING GUIDE