Datasheet ADSP-SC582, ADSP-SC583, ADSP-SC584, ADSP-SC587, ADSP-SC589, ADSP-21583, ADSP-21584, ADSP-21587 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | SHARC+ Dual-Core DSP with Arm Cortex-A5 |
| Pages / Page | 173 / 2 — ADSP-SC582/SC583/SC584/SC587/SC589/ADSP-21583/21584/21587. TABLE OF … |
| Revision | B |
| File Format / Size | PDF / 4.5 Mb |
| Document Language | English |
ADSP-SC582/SC583/SC584/SC587/SC589/ADSP-21583/21584/21587. TABLE OF CONTENTS. REVISION HISTORY. 12/2018—Rev. A to Rev. B
Model Line for this Datasheet
- ADSP-21584BBCZ-4A ADSP-21584BBCZ-5A ADSP-21584CBCZ-4A ADSP-21584CBCZ-5A ADSP-21584KBCZ-4A ADSP-21584KBCZ-5A
- ADSP-SC583BBCZ-3A ADSP-SC583BBCZ-4A ADSP-SC583CBCZ-3A ADSP-SC583CBCZ-4A ADSP-SC583KBCZ-3A ADSP-SC583KBCZ-4A
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 2 link to page 2 link to page 3 link to page 5 link to page 6 link to page 8 link to page 10 link to page 11 link to page 14 link to page 15 link to page 15 link to page 15 link to page 20 link to page 21 link to page 23 link to page 24 link to page 25 link to page 25 link to page 26 link to page 31 link to page 40 link to page 43 link to page 55 link to page 58 link to page 79 link to page 79 link to page 83 link to page 87 link to page 87 link to page 88 link to page 88 link to page 89 link to page 153 link to page 155 link to page 157 link to page 158 link to page 158 link to page 160 link to page 162 link to page 163 link to page 163 link to page 166 link to page 169 link to page 170 link to page 171 link to page 172 link to page 173 link to page 1 link to page 3 link to page 10 link to page 11 link to page 19 link to page 19 link to page 19 link to page 26 link to page 26 link to page 31 link to page 31 link to page 43 link to page 43 link to page 58 link to page 58 link to page 85 link to page 79 link to page 81 link to page 138 link to page 151 link to page 155 link to page 172 link to page 139 link to page 79 link to page 79
ADSP-SC582/SC583/SC584/SC587/SC589/ADSP-21583/21584/21587 TABLE OF CONTENTS
System Features ... 1 GPIO Multiplexing for the 529-Ball CSP_BGA Package ... 55 Memory .. 1 ADSP-SC58x/ADSP-2158x Designer Quick Reference .. 58 Additional Features .. 1 Specifications .. 79 Table of Contents ... 2 Operating Conditions ... 79 Revision History .. 2 Electrical Characteristics ... 83 General Description ... 3 HADC .. 87 ARM Cortex-A5 Processor .. 5 TMU .. 87 SHARC Processor ... 6 Absolute Maximum Ratings ... 88 SHARC+ Core Architecture .. 8 ESD Caution .. 88 System Infrastructure ... 10 Timing Specifications ... 89 System Memory Map ... 11 Output Drive Currents ... 153 Security Features .. 14 Test Conditions .. 155 Security Features Disclaimer .. 15 Environmental Conditions .. 157 Safety Features ... 15 ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Processor Peripherals ... 15 Assignments .. 158 System Acceleration .. 20 Numerical by Ball Number .. 158 System Design .. 21 Alphabetical by Pin Name ... 160 System Debug .. 23 Configuration of the 349-Ball CSP_BGA ... 162 Development Tools ... 24 ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments .. 163 Additional Information .. 25 Numerical by Ball Number .. 163 Related Signal Chains .. 25 Alphabetical by Pin Name ... 166 ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions .. 26 Configuration of the 529-Ball CSP_BGA ... 169 349-Ball CSP_BGA Signal Descriptions ... 31 Outline Dimensions .. 170 GPIO Multiplexing for the 349-Ball CSP_BGA Package .. 40 Surface-Mount Design .. 171 529-Ball CSP_BGA Signal Descriptions ... 43 Automotive Products .. 172 Ordering Guide ... 173
REVISION HISTORY 12/2018—Rev. A to Rev. B
Changes to ADSP-SC58x/ADSP-2158x Designer Quick Refer- Changes to Additional Features ... 1 ence .. 58 Changes to Table 3, General Description ... 3 Deleted Package Information from Specifications ... 79 Changes to One Time Programmable Memory (OTP) .. 10 Changes to Operating Conditions .. 79 Changes to Table 7 and Table 8, System Memory Map .. 11 Changes to Table 28, Operating Conditions .. 79 Changes to Housekeeping Analog-to-Digital Converter Changes to Table 29, Clock Related Operating Conditions 81 (HADC) .. 19 Changes to Total Internal Power Dissipation .. 85 Changes to Media Local Bus (Media LB) .. 19 Changes Universal Serial Bus (USB) .. 138 Changes to ADSP-SC58x/ADSP-2158x Detailed Signal Descrip- Changes 10/100 EMAC Timing (ETH0 and ETH1) .. 139 tions ... 26 Changes to Program Trace Macrocell (PTM) Timing .. 151 Changes to ADSP-SC58x/ADSP-2158x 349-Ball CSP_BGA Sig- Changes to Test Conditions .. 155 nal Descriptions .. 31 Changes to Automotive Products ... 172 Changes to ADSP-SC58x/ADSP-2158x 529-Ball CSP_BGA Sig- nal Descriptions .. 43 Rev. B | Page 2 of 173 | December 2018 Document Outline System Features Memory Additional Features Table of Contents Revision History General Description ARM Cortex-A5 Processor Generic Interrupt Controller (GIC), PL390 (ADSP-SC58x Only) Generic Interrupt Controller Port0 (GICPORT0) Generic Interrupt Controller Port1 (GICPORT1) L2 Cache Controller, PL310 (ADSP-SC58x Only) SHARC Processor L1 Memory L1 Master and Slave Ports L1 On-Chip Memory Bandwidth Instruction and Data Cache System Event Controller (SEC) Input Core Memory-Mapped Registers (CMMR) SHARC+ Core Architecture SIMD Computational Engine Independent, Parallel Computation Units Core Timer Data Register File Context Switch Universal Registers (USTAT) Data Address Generators With Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Architecture (ISA) Variable Instruction Set Architecture (VISA) Single-Cycle Fetch of Instructional Four Operands Core Event Controller (CEC) Instruction Conflict-Cache Branch Target Buffer/Branch Predictor Addressing Spaces Additional Features System Infrastructure System L2 Memory SHARC+ Core L1 Memory in Multiprocessor Space One Time Programmable Memory (OTP) I/O Memory Space System Memory Map System Crossbars (SCBs) Direct Memory Access (DMA) Memory Direct Memory Access (MDMA) Extended Memory DMA Cyclic Redundant C ode (CRC) Protection Event Handling System Event Controller (SEC) Trigger Routing Unit (TRU) Security Features Arm TrustZone Cryptographic Hardware Accelerators System Protection Unit (SPU) System Memory Protection Unit (SMPU) Security Features Disclaimer Safety Features Multiparity Bit Protected SHARC+ Core L1 Memories Error Correcting Codes (ECC) Protected L2 Memories Cyclic Redundant Code (CRC) Protected Memories Signal Watchdogs System Event Controller (SEC) Processor Peripherals Dynamic Memory Controller (DMC) Digital Audio Interface (DAI) Serial Ports (SPORTs) Asynchronous Sample Rate Converter (ASRC) S/PDIF-Compatible Digital Audio Receiver/Transmitter Precision Clock Generators (PCG) Enhanced Parallel Peripheral Interface (EPPI) Universal Asynchronous Receiver/Transmitter (UART) Ports Serial Peripheral Interface (SPI) Ports Link Ports (LP) ADC Control Module (ACM) Interface 3-Phase Pulse Width Modulator (PWM) Units Ethernet Media Access Controller (EMAC) Audio Video Bridging (AVB) Support (10/100/1000 EMAC Only) Precision Time Protocol (PTP) IEEE 1588 Support Controller Area Network (CAN) Timers General-Purpose (GP) Timers (TIMER) Watchdog Timer (WDT) General-Purpose Counters (CNT) PCI Express (PCIe) Housekeeping Analog-to-Digital Converter (HADC) USB 2.0 On the Go (OTG) Dual-Role Device Controller Media Local Bus (Media LB) 2-Wire Controller Interface (TWI) General-Purpose I/O (GPIO) Pin Interrupts Mobile Storage Interface (MSI) System Acceleration FFT/IFFT Accelerator Finite Impulse Response (FIR) Accelerator Infinite Impulse Response (IIR) Accelerator Harmonic Analysis Engine (HAE) Sinus Cardinalis (SINC) Filter Digital Transmission Content Protection (DTCP) System Design Clock Management Reset Control Unit (RCU) Real-Time Clock (RTC) Clock Generation Unit (CGU) System Crystal Oscillator and USB Crystal Oscillator Clock Distribution Unit (CDU) Power-Up Clock Out/External Clock Booting Thermal Monitoring Unit (TMU) Power Supplies Power Management Target Board JTAG Emulator Connector System Debug System Watchpoint Unit (SWU) Debug Access Port (DAP) Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add-Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions 349-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for the 349-Ball CSP_BGA Package 529-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for the 529-Ball CSP_BGA Package ADSP-SC58x/ADSP-2158x Designer Quick Reference Specifications Operating Conditions Clock Related Operating Conditions Electrical Characteristics Total Internal Power Dissipation Application Dependent Current Clock Current Current from High Speed Peripheral Operation Data Transmission Current HADC HADC Electrical Characteristics HADC DC Accuracy HADC Timing Specifications TMU TMU Characteristics Absolute Maximum Ratings ESD Caution Timing Specifications Power-Up Reset Timing Clock and Reset Timing Asynchronous Read SMC Read Cycle Timing With Reference to SYS_CLKOUT Asynchronous Flash Read Asynchronous Page Mode Read Asynchronous Write SMC Write Cycle Timing With Reference to SYS_CLKOUT Asynchronous Flash Write All Accesses DDR2 SDRAM Clock and Control Cycle Timing DDR2 SDRAM Read Cycle Timing DDR2 SDRAM Write Cycle Timing Mobile DDR (LPDDR) SDRAM Clock and Control Cycle Timing Mobile DDR SDRAM Read Cycle Timing Mobile DDR SDRAM Write Cycle Timing DDR3 SDRAM Clock and Control Cycle Timing DDR3 SDRAM Read Cycle Timing DDR3 SDRAM Write Cycle Timing Enhanced Parallel Peripheral Interface (EPPI) Timing Link Ports (LP) Serial Ports (SPORT) Sample Rate Converter—Serial Input Port Sample Rate Converter—Serial Output Port SPI Port—Master Timing SPI Port—Slave Timing SPI Port—SPI Ready (SPIx_RDY) Slave Timing SPI Port—Open Drain Mode (ODM) Timing SPI Port—SPIx_RDY Master Timing Precision Clock Generator (PCG) (Direct Pin Routing) General-Purpose I/O Port Timing General-Purpose I/O Timer Cycle Timing DAIx Pin to DAIx Pin Direct Routing (DAI0 Block and DAI1 Block) Up/Down Counter/Rotary Encoder Timing Pulse Width Modulator (PWM) Timing PWM — Medium Precision (MP) Mode Timing PWM — Heightened Precision (HP) Mode Timing ADC Controller Module (ACM) Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing Controller Area Network (CAN) Interface Universal Serial Bus (USB) PCI Express (PCIe) 10/100 EMAC Timing (ETH0 and ETH1) 10/100/1000 EMAC Timing (ETH0 Only) Sinus Cardinalis (SINC) Filter Timing Sony/Philips Digital Interface (S/PDIF) Transmitter S/PDIF Transmitter Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode Media LB (MLB) Mobile Storage Interface (MSI) Controller Timing Program Trace Macrocell (PTM) Timing Debug Interface (JTAG Emulation Port) Timing Output Drive Currents Test Conditions Output Enable Time Measurement Output Disable Time Measurement Capacitive Loading Environmental Conditions ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 349-Ball CSP_BGA ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 529-Ball CSP_BGA Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
ADSP-SC582/SC583/SC584/SC587/SC589/ADSP-21583/21584/21587 TABLE OF CONTENTS
System Features ... 1 GPIO Multiplexing for the 529-Ball CSP_BGA Package ... 55 Memory .. 1 ADSP-SC58x/ADSP-2158x Designer Quick Reference .. 58 Additional Features .. 1 Specifications .. 79 Table of Contents ... 2 Operating Conditions ... 79 Revision History .. 2 Electrical Characteristics ... 83 General Description ... 3 HADC .. 87 ARM Cortex-A5 Processor .. 5 TMU .. 87 SHARC Processor ... 6 Absolute Maximum Ratings ... 88 SHARC+ Core Architecture .. 8 ESD Caution .. 88 System Infrastructure ... 10 Timing Specifications ... 89 System Memory Map ... 11 Output Drive Currents ... 153 Security Features .. 14 Test Conditions .. 155 Security Features Disclaimer .. 15 Environmental Conditions .. 157 Safety Features ... 15 ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Processor Peripherals ... 15 Assignments .. 158 System Acceleration .. 20 Numerical by Ball Number .. 158 System Design .. 21 Alphabetical by Pin Name ... 160 System Debug .. 23 Configuration of the 349-Ball CSP_BGA ... 162 Development Tools ... 24 ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments .. 163 Additional Information .. 25 Numerical by Ball Number .. 163 Related Signal Chains .. 25 Alphabetical by Pin Name ... 166 ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions .. 26 Configuration of the 529-Ball CSP_BGA ... 169 349-Ball CSP_BGA Signal Descriptions ... 31 Outline Dimensions .. 170 GPIO Multiplexing for the 349-Ball CSP_BGA Package .. 40 Surface-Mount Design .. 171 529-Ball CSP_BGA Signal Descriptions ... 43 Automotive Products .. 172 Ordering Guide ... 173
REVISION HISTORY 12/2018—Rev. A to Rev. B
Changes to ADSP-SC58x/ADSP-2158x Designer Quick Refer- Changes to Additional Features ... 1 ence .. 58 Changes to Table 3, General Description ... 3 Deleted Package Information from Specifications ... 79 Changes to One Time Programmable Memory (OTP) .. 10 Changes to Operating Conditions .. 79 Changes to Table 7 and Table 8, System Memory Map .. 11 Changes to Table 28, Operating Conditions .. 79 Changes to Housekeeping Analog-to-Digital Converter Changes to Table 29, Clock Related Operating Conditions 81 (HADC) .. 19 Changes to Total Internal Power Dissipation .. 85 Changes to Media Local Bus (Media LB) .. 19 Changes Universal Serial Bus (USB) .. 138 Changes to ADSP-SC58x/ADSP-2158x Detailed Signal Descrip- Changes 10/100 EMAC Timing (ETH0 and ETH1) .. 139 tions ... 26 Changes to Program Trace Macrocell (PTM) Timing .. 151 Changes to ADSP-SC58x/ADSP-2158x 349-Ball CSP_BGA Sig- Changes to Test Conditions .. 155 nal Descriptions .. 31 Changes to Automotive Products ... 172 Changes to ADSP-SC58x/ADSP-2158x 529-Ball CSP_BGA Sig- nal Descriptions .. 43 Rev. B | Page 2 of 173 | December 2018 Document Outline System Features Memory Additional Features Table of Contents Revision History General Description ARM Cortex-A5 Processor Generic Interrupt Controller (GIC), PL390 (ADSP-SC58x Only) Generic Interrupt Controller Port0 (GICPORT0) Generic Interrupt Controller Port1 (GICPORT1) L2 Cache Controller, PL310 (ADSP-SC58x Only) SHARC Processor L1 Memory L1 Master and Slave Ports L1 On-Chip Memory Bandwidth Instruction and Data Cache System Event Controller (SEC) Input Core Memory-Mapped Registers (CMMR) SHARC+ Core Architecture SIMD Computational Engine Independent, Parallel Computation Units Core Timer Data Register File Context Switch Universal Registers (USTAT) Data Address Generators With Zero-Overhead Hardware Circular Buffer Support Flexible Instruction Set Architecture (ISA) Variable Instruction Set Architecture (VISA) Single-Cycle Fetch of Instructional Four Operands Core Event Controller (CEC) Instruction Conflict-Cache Branch Target Buffer/Branch Predictor Addressing Spaces Additional Features System Infrastructure System L2 Memory SHARC+ Core L1 Memory in Multiprocessor Space One Time Programmable Memory (OTP) I/O Memory Space System Memory Map System Crossbars (SCBs) Direct Memory Access (DMA) Memory Direct Memory Access (MDMA) Extended Memory DMA Cyclic Redundant C ode (CRC) Protection Event Handling System Event Controller (SEC) Trigger Routing Unit (TRU) Security Features Arm TrustZone Cryptographic Hardware Accelerators System Protection Unit (SPU) System Memory Protection Unit (SMPU) Security Features Disclaimer Safety Features Multiparity Bit Protected SHARC+ Core L1 Memories Error Correcting Codes (ECC) Protected L2 Memories Cyclic Redundant Code (CRC) Protected Memories Signal Watchdogs System Event Controller (SEC) Processor Peripherals Dynamic Memory Controller (DMC) Digital Audio Interface (DAI) Serial Ports (SPORTs) Asynchronous Sample Rate Converter (ASRC) S/PDIF-Compatible Digital Audio Receiver/Transmitter Precision Clock Generators (PCG) Enhanced Parallel Peripheral Interface (EPPI) Universal Asynchronous Receiver/Transmitter (UART) Ports Serial Peripheral Interface (SPI) Ports Link Ports (LP) ADC Control Module (ACM) Interface 3-Phase Pulse Width Modulator (PWM) Units Ethernet Media Access Controller (EMAC) Audio Video Bridging (AVB) Support (10/100/1000 EMAC Only) Precision Time Protocol (PTP) IEEE 1588 Support Controller Area Network (CAN) Timers General-Purpose (GP) Timers (TIMER) Watchdog Timer (WDT) General-Purpose Counters (CNT) PCI Express (PCIe) Housekeeping Analog-to-Digital Converter (HADC) USB 2.0 On the Go (OTG) Dual-Role Device Controller Media Local Bus (Media LB) 2-Wire Controller Interface (TWI) General-Purpose I/O (GPIO) Pin Interrupts Mobile Storage Interface (MSI) System Acceleration FFT/IFFT Accelerator Finite Impulse Response (FIR) Accelerator Infinite Impulse Response (IIR) Accelerator Harmonic Analysis Engine (HAE) Sinus Cardinalis (SINC) Filter Digital Transmission Content Protection (DTCP) System Design Clock Management Reset Control Unit (RCU) Real-Time Clock (RTC) Clock Generation Unit (CGU) System Crystal Oscillator and USB Crystal Oscillator Clock Distribution Unit (CDU) Power-Up Clock Out/External Clock Booting Thermal Monitoring Unit (TMU) Power Supplies Power Management Target Board JTAG Emulator Connector System Debug System Watchpoint Unit (SWU) Debug Access Port (DAP) Development Tools Integrated Development Environments (IDEs) EZ-KIT Lite Evaluation Board EZ-KIT Lite Evaluation Kits Software Add-Ins for CrossCore Embedded Studio Board Support Packages for Evaluation Hardware Middleware Packages Algorithmic Modules Designing an Emulator-Compatible DSP Board (Target) Additional Information Related Signal Chains ADSP-SC58x/ADSP-2158x Detailed Signal Descriptions 349-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for the 349-Ball CSP_BGA Package 529-Ball CSP_BGA Signal Descriptions GPIO Multiplexing for the 529-Ball CSP_BGA Package ADSP-SC58x/ADSP-2158x Designer Quick Reference Specifications Operating Conditions Clock Related Operating Conditions Electrical Characteristics Total Internal Power Dissipation Application Dependent Current Clock Current Current from High Speed Peripheral Operation Data Transmission Current HADC HADC Electrical Characteristics HADC DC Accuracy HADC Timing Specifications TMU TMU Characteristics Absolute Maximum Ratings ESD Caution Timing Specifications Power-Up Reset Timing Clock and Reset Timing Asynchronous Read SMC Read Cycle Timing With Reference to SYS_CLKOUT Asynchronous Flash Read Asynchronous Page Mode Read Asynchronous Write SMC Write Cycle Timing With Reference to SYS_CLKOUT Asynchronous Flash Write All Accesses DDR2 SDRAM Clock and Control Cycle Timing DDR2 SDRAM Read Cycle Timing DDR2 SDRAM Write Cycle Timing Mobile DDR (LPDDR) SDRAM Clock and Control Cycle Timing Mobile DDR SDRAM Read Cycle Timing Mobile DDR SDRAM Write Cycle Timing DDR3 SDRAM Clock and Control Cycle Timing DDR3 SDRAM Read Cycle Timing DDR3 SDRAM Write Cycle Timing Enhanced Parallel Peripheral Interface (EPPI) Timing Link Ports (LP) Serial Ports (SPORT) Sample Rate Converter—Serial Input Port Sample Rate Converter—Serial Output Port SPI Port—Master Timing SPI Port—Slave Timing SPI Port—SPI Ready (SPIx_RDY) Slave Timing SPI Port—Open Drain Mode (ODM) Timing SPI Port—SPIx_RDY Master Timing Precision Clock Generator (PCG) (Direct Pin Routing) General-Purpose I/O Port Timing General-Purpose I/O Timer Cycle Timing DAIx Pin to DAIx Pin Direct Routing (DAI0 Block and DAI1 Block) Up/Down Counter/Rotary Encoder Timing Pulse Width Modulator (PWM) Timing PWM — Medium Precision (MP) Mode Timing PWM — Heightened Precision (HP) Mode Timing ADC Controller Module (ACM) Timing Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing Controller Area Network (CAN) Interface Universal Serial Bus (USB) PCI Express (PCIe) 10/100 EMAC Timing (ETH0 and ETH1) 10/100/1000 EMAC Timing (ETH0 Only) Sinus Cardinalis (SINC) Filter Timing Sony/Philips Digital Interface (S/PDIF) Transmitter S/PDIF Transmitter Serial Input Waveforms S/PDIF Transmitter Input Data Timing Oversampling Clock (TxCLK) Switching Characteristics S/PDIF Receiver Internal Digital PLL Mode Media LB (MLB) Mobile Storage Interface (MSI) Controller Timing Program Trace Macrocell (PTM) Timing Debug Interface (JTAG Emulation Port) Timing Output Drive Currents Test Conditions Output Enable Time Measurement Output Disable Time Measurement Capacitive Loading Environmental Conditions ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-SC58x/ADSP-2158x 349-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 349-Ball CSP_BGA ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments (Numerical by Ball Number) ADSP-SC58x/ADSP-2158x 529-Ball BGA Ball Assignments (Alphabetical by Pin Name) Configuration of the 529-Ball CSP_BGA Outline Dimensions Surface-Mount Design Automotive Products Ordering Guide
