Datasheet KSZ8462HLI, KSZ8462FHLI (Microchip) - 6

KSZ8462HLI/FHLI MDI - Medium Dependent Interface
An Ethernet port connection that allows network hubs or switches to connect to other hubs or switches without a null-modem, or cross- over, cable. MDI provides the standard interface to a particular media (copper or fiber) and is therefore “media dependent”.
MDI-X - Medium Dependent Interface
An Ethernet port connection that allows networked end stations (i.e.,
Crossover
PCs or workstations) to connect to each other using a null-modem, or crossover, cable. For 10/100 full-duplex networks, an end point (such as a computer) and a switch are wired so that each transmitter con- nects to the far end receiver. When connecting two computers together, a cable that crosses the TX and RX is required to do this. With auto MDI-X, the PHY senses the correct TX and RX roles, elim- inating any cable confusion.
MIB - Management Information Base
The MIB comprises the management portion of network devices. This can include things like monitoring traffic levels and faults (statis- tical), and can also change operating parameters in network nodes (static forwarding addresses).
MII - Media Independent Interface
The MII accesses PHY registers as defined in the IEEE 802.3 speci- fication.
NIC - Network Interface Card
An expansion board inserted into a computer to allow it to be con- nected to a network. Most NICs are designed for a particular type of network, protocol, and media, although some can serve multiple net- works.
NPVID - Non-Port VLAN ID
The port VLAN ID value is used as a VLAN reference.
NRZ - Non-Return to Zero
A type of signal data encoding whereby the signal does not return to a zero state in between bits.
PHY
A device or functional block which performs the physical layer inter- face function in a network.
PLL - Phase-Locked Loop
An electronic circuit that controls an oscillator so that it maintains a constant phase angle (i.e., lock) on the frequency of an input, or ref- erence, signal. A PLL ensures that a communication signal is locked on a specific frequency and can also be used to generate, modulate, and demodulate a signal and divide a frequency.
PTP - Precision Time Protocol
A protocol, IEEE 1588 as applied to this device, for synchronizing the clocks of devices attached to a specific network.
QMU - Queue Management Unit
Manages packet traffic between the port 3 internal MAC and the sys- tem host (processor) interface. The QMU has built-in packet memo- ries for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue). For the QMU, “transmit” means into port 3 of the switch from the external host, and “receive” is from the switch to the external host. This terminology is the opposite of the terminol- ogy used for other KSZ8462 switch blocks.
SA - Source Address
The address from which information has been sent.
TDR - Time Domain Reflectometry
TDR is used to pinpoint flaws and problems in underground and aerial wire, cabling, and fiber optics. They send a signal down the conductor and measure the time it takes for the signal, or part of the signal, to return.
TSU - Time Stamp Input Unit
The functional block which captures signals on the GPIO pins and assigns a time to the specific event.
UTP - Unshielded Twisted Pair
Commonly a cable containing four twisted pairs of wires. The wires are twisted in such a manner as to cancel electrical interference gen- erated in each wire, therefore shielding is not required.
VLAN - Virtual Local Area Network
A configuration of computers that acts as if all computers are con- nected by the same physical network but which may be located virtu- ally anywhere. DS00002641A-page 6

 2018 Microchip Technology Inc. Document Outline 1.0 Introduction 1.1 General Terms and Conditions 1.2 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Direction Terminology 3.2 Physical (PHY) Block 3.3 Media Access Controller (MAC) Block 3.4 Switch Block 3.5 Queue Management Unit (QMU) 3.6 IEEE 1588 Precision Time Protocol (PTP) Block 3.7 General Purpose and IEEE 1588 Input/Output (GPIO) 3.8 Using the GPIO Pins with the Trigger Output Units 3.9 Using the GPIO Pins with the Time Stamp Input Units 3.10 Device Clocks 3.11 Power 3.12 Power Management 3.13 Interfaces 4.0 Register Descriptions 4.1 Register Map of CPU Accessible I/O Registers 4.2 Register Bit Definitions 4.3 Management Information Base (MIB) Counters 4.4 Static MAC Address Table 4.5 Dynamic MAC Address Table 4.6 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Host Interface Read/Write Timing 7.2 Auto-Negotiation Timing 7.3 Trigger Output Unit and Time Stamp Input Unit Timing 7.4 Serial EEPROM Interface Timing 7.5 Reset and Power Sequence Timing 7.6 Reset Circuit Guidelines 8.0 Reference Circuit: LED Strap-In Pins 9.0 Reference Clock: Connection and Selection 10.0 Selection of Isolation Transformers 11.0 Package Outline Appendix A: Data Sheet Revision History The Microchip Web Site Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service