Datasheet ADuM5210, ADuM5211, ADuM5212 (Analog Devices) - 14

ManufacturerAnalog Devices
DescriptionDual-Channel Isolators with Integrated DC-to-DC Converters
Pages / Page23 / 14 — ADuM5210/ADuM5211/ADuM5212. Data Sheet. DD1. VDD2. GNDP 2. 19 GNDISO. …
RevisionD
File Format / SizePDF / 533 Kb
Document LanguageEnglish

ADuM5210/ADuM5211/ADuM5212. Data Sheet. DD1. VDD2. GNDP 2. 19 GNDISO. VIA. ADuM5212. GNDP 5. 16 GND. TOP VIEW. ISO. GNDP 6. (Not to Scale). GNDISO

ADuM5210/ADuM5211/ADuM5212 Data Sheet DD1 VDD2 GNDP 2 19 GNDISO VIA ADuM5212 GNDP 5 16 GND TOP VIEW ISO GNDP 6 (Not to Scale) GNDISO

Model Line for this Datasheet

Text Version of Document

link to page 14
ADuM5210/ADuM5211/ADuM5212 Data Sheet V 1 20 DD1 VDD2 GNDP 2 19 GNDISO V 3 18 OA VIA V 4 17 OB V ADuM5212 IB GNDP 5 16 GND TOP VIEW ISO GNDP 6 15 (Not to Scale) GNDISO NC 7 14 NC PDIS 8 13 VSEL V 9 12 DDP VISO GND 10 11 P GNDISO NOTES 1. PINS LABELED NC CAN BE ALLOWED TO FLOAT OR CAN BE CONNECTED TO THE GROUND. AVOID CONNECTING THEM TO HIGH SPEED SIGNALS
07 0
TO MINIMIZE CAPACITIVE COUPLING
80-
OF NOISE.
109 Figure 5. ADuM5212 Pin Configuration
Table 24. ADuM5212 Pi n Function Descriptions Pin No. Mnemonic Description
1 VDD1 Power Supply for the Side 1 Logic Circuits of the Device. It is independent of VDDP and can operate between 3.135 V and 5.5 V. 2, 5, 6, 10 GNDP Ground Reference for Isolator Side 1. All of these pins are internally connected, and it is recommended that all GNDP pins be connected to a common ground. 3 VOA Logic Output A. 4 VOB Logic Output B. 7, 14 NC This pin is not connected internally (see Figure 5). 8 PDIS Power Disable. When this pin is tied to a logic low, the power converter is active; when tied to a logic high, the power supply enters a low power standby mode. 9 VDDP Primary isoPower Supply Voltage, 3.135 V to 5.5 V. 11, 15, 16, 19 GNDISO Ground Reference for Isolator Side 2. All of these pins are internally connected, and it is recommended that all GNDISO pins be connected to a common ground. 12 VISO Secondary Supply Voltage Output for External Loads, 3.3 V (VSEL Low) or 5.0 V (VSEL High). 13 VSEL Output Voltage Select. Provide a thermally matched resistor network between VISO and GNDISO to divide the required output voltage to match the 1.25 V reference voltage. VISO voltage can be programmed up to 20% higher or 75% lower than VDDP but must be within the allowed output voltage range. 17 VIB Logic Input B. 18 VIA Logic Input A. 20 VDD2 Power Supply for the Side 2 Logic Circuits of the Device. It is independent of VISO and can operate between 3.135 V and 5.5 V. Rev. D | Page 14 of 23 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY PACKAGE CHARACTERISTICS REGULATORY APPROVALS INSULATION AND SAFETY-RELATED SPECIFICATIONS DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS RECOMMENDED OPERATING CONDITIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TRUTH TABLE TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION PCB LAYOUT THERMAL ANALYSIS PROPAGATION DELAY PARAMETERS EMI CONSIDERATIONS DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY POWER CONSUMPTION INSULATION LIFETIME OUTLINE DIMENSIONS ORDERING GUIDE