Datasheet SN74HCS05 (Texas Instruments) - 10
| Manufacturer | Texas Instruments |
| Description | 6-ch, 2-V to 6-V inverters with Schmitt-Trigger inputs and open-drain outputs |
| Pages / Page | 24 / 10 — SN74HCS05. www.ti.com. 9 Application and Implementation. Note. 9.1 … |
| File Format / Size | PDF / 1.0 Mb |
| Document Language | English |
SN74HCS05. www.ti.com. 9 Application and Implementation. Note. 9.1 Application Information. 9.2 Typical Application
Model Line for this Datasheet
Text Version of Document
SN74HCS05
SCLS797A – JUNE 2020 – REVISED OCTOBER 2020
www.ti.com 9 Application and Implementation Note
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
9.1 Application Information
In this application, the device is used to drive an indicator LED directly. Unused channels should have the inputs terminated at either VCC or GND, whichever is more convenient, and the outputs should be left disconnected.
9.2 Typical Application
VCC R1 VCC Input
Figure 9-1. Typical application block diagram 9.2.1 Design Requirements 9.2.1.1 Power Considerations
Ensure the desired supply voltage is within the range specified in the Recommended Operating Conditions. The supply voltage sets the device's electrical characteristics as described in the Electrical Characteristics. The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS05 plus the maximum supply current, ICC, listed in Electrical Characteristics. The logic device can only sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed the maximum total current through GND listed in the Absolute Maximum Ratings. Total power consumption can be calculated using the information provided in CMOS Power Consumption and C pd Calculation. Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.
CAUTION
The maximum junction temperature, T J(max) listed in the Absolute Maximum Ratings, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Absolute Maximum Ratings. These limits are provided to prevent damage to the device.
9.2.1.2 Input Considerations
Input signals must cross Vt-(min) to be considered a logic LOW, and Vt+(max) to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the Absolute Maximum Ratings. Unused inputs must be terminated to either V CC or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS05, as specified in the Electrical Characteristics, and the desired input transition rate. A 10-kΩ resistor value is often used due to these factors. 10 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: SN74HCS05 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions Pin Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Switching Characteristics 6.7 Operating Characteristics 6.8 Typical Characteristics 7 Parameter Measurement Information 8 Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Open-Drain CMOS Outputs 8.3.2 CMOS Schmitt-Trigger Inputs 8.3.3 Clamp Diode Structure 8.4 Device Functional Modes 9 Application and Implementation 9.1 Application Information 9.2 Typical Application 9.2.1 Design Requirements 9.2.1.1 Power Considerations 9.2.1.2 Input Considerations 9.2.1.3 Output Considerations 9.2.2 Detailed Design Procedure 9.2.3 Application Curves 10 Power Supply Recommendations 11 Layout 11.1 Layout Guidelines 11.2 Layout Example 12 Device and Documentation Support 12.1 Documentation Support 12.1.1 Related Documentation 12.2 Related Links 12.3 Support Resources 12.4 Trademarks 12.5 Electrostatic Discharge Caution 12.6 Glossary 13 Mechanical, Packaging, and Orderable Information
SCLS797A – JUNE 2020 – REVISED OCTOBER 2020
www.ti.com 9 Application and Implementation Note
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
9.1 Application Information
In this application, the device is used to drive an indicator LED directly. Unused channels should have the inputs terminated at either VCC or GND, whichever is more convenient, and the outputs should be left disconnected.
9.2 Typical Application
VCC R1 VCC Input
Figure 9-1. Typical application block diagram 9.2.1 Design Requirements 9.2.1.1 Power Considerations
Ensure the desired supply voltage is within the range specified in the Recommended Operating Conditions. The supply voltage sets the device's electrical characteristics as described in the Electrical Characteristics. The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS05 plus the maximum supply current, ICC, listed in Electrical Characteristics. The logic device can only sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed the maximum total current through GND listed in the Absolute Maximum Ratings. Total power consumption can be calculated using the information provided in CMOS Power Consumption and C pd Calculation. Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.
CAUTION
The maximum junction temperature, T J(max) listed in the Absolute Maximum Ratings, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Absolute Maximum Ratings. These limits are provided to prevent damage to the device.
9.2.1.2 Input Considerations
Input signals must cross Vt-(min) to be considered a logic LOW, and Vt+(max) to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the Absolute Maximum Ratings. Unused inputs must be terminated to either V CC or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS05, as specified in the Electrical Characteristics, and the desired input transition rate. A 10-kΩ resistor value is often used due to these factors. 10 Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated Product Folder Links: SN74HCS05 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions Pin Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Switching Characteristics 6.7 Operating Characteristics 6.8 Typical Characteristics 7 Parameter Measurement Information 8 Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Open-Drain CMOS Outputs 8.3.2 CMOS Schmitt-Trigger Inputs 8.3.3 Clamp Diode Structure 8.4 Device Functional Modes 9 Application and Implementation 9.1 Application Information 9.2 Typical Application 9.2.1 Design Requirements 9.2.1.1 Power Considerations 9.2.1.2 Input Considerations 9.2.1.3 Output Considerations 9.2.2 Detailed Design Procedure 9.2.3 Application Curves 10 Power Supply Recommendations 11 Layout 11.1 Layout Guidelines 11.2 Layout Example 12 Device and Documentation Support 12.1 Documentation Support 12.1.1 Related Documentation 12.2 Related Links 12.3 Support Resources 12.4 Trademarks 12.5 Electrostatic Discharge Caution 12.6 Glossary 13 Mechanical, Packaging, and Orderable Information