Datasheet RA6W1 (Renesas) - 6

link to page 122 link to page 123 link to page 124 link to page 124 link to page 125 link to page 126 link to page 127 link to page 128 link to page 128 link to page 132 link to page 137 link to page 138 link to page 141 link to page 144 link to page 148 link to page 152 link to page 207 link to page 240 link to page 242 link to page 285 link to page 294 link to page 302 link to page 317 link to page 330 link to page 333 link to page 346 link to page 386 link to page 399 link to page 403 link to page 406 link to page 409 link to page 416 link to page 417 link to page 421 link to page 422 link to page 429 link to page 440 link to page 447 link to page 454 link to page 461 link to page 472 link to page 478 link to page 485
RA6W1 Datasheet
10.1.3 Wi-Fi Application with FEM – FCQFN ... 122 10.1.4 Wi-Fi Application with FEM – WLCSP .. 123 10.2 Wi-Fi and Bluetooth Combo Application .. 124 10.2.1 Typical Wi-Fi and Bluetooth Combo Application – FCQFN .. 124 10.2.2 Typical Wi-Fi and Bluetooth Combo Application – WLCSP .. 125 10.2.3 Wi-Fi and Bluetooth Combo Application with FEM – FCQFN ... 126 10.2.4 Wi-Fi and Bluetooth Combo Application with FEM – WLCSP .. 127
11. Registers ... 128
11.1 APU Registers ... 128 11.2 CACHE Registers .. 132 11.3 CRG Registers ... 137 11.4 CRG APU Registers .. 138 11.5 CRG PREG Registers ... 141 11.6 DAI Registers ... 144 11.7 DCACHE Registers ... 148 11.8 DMA Registers ... 152 11.9 GPIO Registers .. 207 11.10 General Purpose System Status Registers ... 240 11.11 I2C Registers ... 242 11.12 KDMA Registers .. 285 11.13 MEMCTRL Registers ... 294 11.14 OQSPI Registers ... 302 11.15 QSPI Registers .. 317 11.16 Retention Memory Control Registers .. 330 11.17 RTC Registers ... 333 11.18 SD/EMMC Registers .. 346 11.19 SDIO Registers .. 386 11.20 SPI Registers ... 399 11.21 SPI2 Registers ... 403 11.22 Source FIFO Registers .. 406 11.23 Source Interface Registers .. 409 11.24 Watchdog Timer Control Registers ... 416 11.25 AHB DMA Registers .. 417 11.26 AHB Arbitration Registers .. 421 11.27 Timer6 Registers ... 422 11.28 Timer Control Registers ... 429 11.29 Timer2 Control Registers ... 440 11.30 Timer3 Control Registers ... 447 11.31 Timer4 Control Registers ... 454 11.32 Timer5 Control Registers ... 461 11.33 Timer7 Control Registers ... 472 11.34 Timer8 Control Registers ... 478 11.35 UART Registers ... 485 R19DS0136EK0100 Rev. 1.00 Page 6 Nov 26, 2025 CFR0011-120-00 Document Outline Features Applications Contents Figures Tables 1. Terms and Definitions 2. Block Diagrams 3. Part Numbering 4. RA6W1 Product Group 5. Pin Information 5.1 FCQFN Pinout 5.2 WLCSP Pinout 5.3 Pin Descriptions 6. Specifications 6.1 Absolute Maximum Ratings 6.2 Recommended Operating Conditions 6.3 DC Characteristics 6.4 Crystal Oscillator 40 MHz – Recommended Operating Conditions 6.5 XTAL32K – Recommended Operating Conditions 6.6 GPADC – DC Characteristics 6.7 GPADC – Electrical Performance 6.8 RST_N Digital I/O – Recommended Operating Conditions 6.9 GPIO – Recommended Operating Conditions 6.10 GPIO – DC Characteristics 6.11 Radio 6.11.1 wlCSP Package WLAN Radio Characteristics 6.11.2 QFN Package WLAN Radio Characteristics 7. System Overview 8. Core System 8.1 Arm Cortex-M33 8.1.1 Introduction 8.1.2 Interrupts 8.1.3 Debug 8.2 Internal Memory Architecture 8.2.1 Introduction 8.2.2 ROM 8.2.3 System RAM 8.2.4 Retention RAM 8.2.5 OTP 8.2.6 System Address Map 8.3 Clock Generation 8.3.1 Introduction 8.3.2 System Clock (SYS_CLK, HCLK) 8.3.3 Peripheral Clocks (SPI_CLK, PERI_CLK, AUX_CLK) 8.3.4 Audio Clocks (AUD_CLK) 8.3.5 RTC Clocks (32 kHz) 8.4 Power Management 8.4.1 Power-On Sequence 8.4.2 Power Management Unit 8.5 Sleep Modes 8.5.1 Introduction 8.5.2 Wake-Up Sources 8.5.3 Sleep Mode Active Blocks Overview 8.6 DMA 8.6.1 Introduction 8.6.2 General Purpose DMA 8.6.2.1 Input/Output Multiplexer 8.6.2.2 DMA Channel Operation 8.6.2.3 DMA Arbitration 8.6.2.4 Freezing DMA Channels 8.6.3 Fast DMA 8.7 Hardware Accelerators 8.7.1 CRC Calculation 8.7.2 Pseudo Random Number Generation 8.8 Watchdog Timer 8.8.1 Introduction 8.9 Brownout and Blackout Detection 8.10 Security Features 8.10.1 Crypto Engine 8.11 Debug Support 9. Peripherals 9.1 UART 9.1.1 Introduction 9.1.2 RS-232 9.1.3 RS-485 9.1.4 Baud Rate 9.1.5 Hardware Flow Control 9.1.6 Interrupts 9.1.7 DMA Interface 9.1.8 Pin Configuration 9.2 I2C Interface 9.2.1 Introduction 9.2.2 I2C Behavior 9.2.2.1 START and STOP Generation 9.2.2.2 Combined Formats 9.2.3 I2C Protocols 9.2.3.1 START and STOP Conditions 9.2.3.2 Addressing Slave Protocol 9.2.3.2.1 7-bit Address Format 9.2.3.2.2 10-bit Address Format 9.2.3.3 Transmitting and Receiving Protocols 9.2.3.3.1 Master-Transmitter and Slave-Receiver 9.2.3.3.2 Master-Receiver and Slave-Transmitter 9.2.3.3.3 START Byte Transfer Protocol 9.2.4 Multiple Master Arbitration 9.2.5 Clock Synchronization 9.3 Digital Audio Interface (I2S and PDM) 9.3.1 Introduction 9.3.2 Interface Signals 9.3.3 Master and Slave Modes 9.3.4 DAI Slots 9.3.5 DAI Slot Formats 9.3.5.1 I2S Format 9.3.5.2 DSP Format 9.3.5.3 Left-Justified Format 9.3.5.4 Right-Justified Format 9.3.5.5 Time Division Multiplexing Mode 9.3.6 DAI Slot Assignment 9.3.7 DAI PCM_CLK Generation 9.4 SPI Master/Slave 9.4.1 Introduction 9.4.2 SPI Timing 9.5 SDIO 9.5.1 Introduction 9.6 SD/eMMC Host Controller 9.6.1 Introduction 9.7 Octa/Quad SPI Flash Controller – With Secure XIP 9.7.1 Introduction 9.7.1.1 Interface 9.7.1.2 SPI Modes 9.7.1.3 Access Modes 9.7.1.3.1 Auto Mode 9.7.1.3.2 Manual Mode 9.7.1.4 Endianness 9.7.1.5 Erase Suspend/Resume 9.7.1.6 On-the-fly Decryption 9.8 Quad SPI RAM/Flash Controller – PSRAM 9.8.1 Introduction 9.8.2 Interface 9.8.3 SPI Modes 9.8.4 Access Modes 9.8.4.1 Auto Mode Flash Access 9.8.4.2 Auto Mode RAM Access 9.8.4.3 Manual Mode 9.8.5 Endianness 9.8.6 Erase Suspend/Resume 9.8.7 Low Power Considerations 9.9 General Purpose Timers/PWMs 9.9.1 Introduction 9.9.2 Timer Modes of Operation 9.9.2.1 Free-Running Counter 9.9.2.2 PWM Generation 9.9.2.3 Event Capturing 9.9.2.4 One Shot 9.9.2.5 GPIO Pulse Counter 9.9.3 Pin Configuration 9.10 GPIOs and Programmable Pin Assignment 9.11 ADC/Analog or ADC (Aux 12-bit) 9.11.1 Introduction 9.11.2 Timing Diagram 9.11.3 DMA Transfer 9.11.4 Sensor Wake-up 9.11.5 ADC Pin Configuration 9.12 Bluetooth LE/Zigbee Coexistence 9.12.1 One External Radio Coexistence Interface 9.12.2 Two External Radios Coexistence Interface 9.13 Antenna Switching Diversity 9.13.1 Introduction 10. Application Information 10.1 Wi-Fi Application 10.1.1 Typical Wi-Fi Application – FCQFN 10.1.2 Typical Wi-Fi Application – WLCSP 10.1.3 Wi-Fi Application with FEM – FCQFN 10.1.4 Wi-Fi Application with FEM – WLCSP 10.2 Wi-Fi and Bluetooth Combo Application 10.2.1 Typical Wi-Fi and Bluetooth Combo Application – FCQFN 10.2.2 Typical Wi-Fi and Bluetooth Combo Application – WLCSP 10.2.3 Wi-Fi and Bluetooth Combo Application with FEM – FCQFN 10.2.4 Wi-Fi and Bluetooth Combo Application with FEM – WLCSP 11. Registers 11.1 APU Registers 11.2 CACHE Registers 11.3 CRG Registers 11.4 CRG APU Registers 11.5 CRG PREG Registers 11.6 DAI Registers 11.7 DCACHE Registers 11.8 DMA Registers 11.9 GPIO Registers 11.10 General Purpose System Status Registers 11.11 I2C Registers 11.12 KDMA Registers 11.13 MEMCTRL Registers 11.14 OQSPI Registers 11.15 QSPI Registers 11.16 Retention Memory Control Registers 11.17 RTC Registers 11.18 SD/EMMC Registers 11.19 SDIO Registers 11.20 SPI Registers 11.21 SPI2 Registers 11.22 Source FIFO Registers 11.23 Source Interface Registers 11.24 Watchdog Timer Control Registers 11.25 AHB DMA Registers 11.26 AHB Arbitration Registers 11.27 Timer6 Registers 11.28 Timer Control Registers 11.29 Timer2 Control Registers 11.30 Timer3 Control Registers 11.31 Timer4 Control Registers 11.32 Timer5 Control Registers 11.33 Timer7 Control Registers 11.34 Timer8 Control Registers 11.35 UART Registers 11.36 UART2 Registers 11.37 ID Registers 12. Package Information 12.1 Moisture Sensitivity Level (MSL) 12.2 WLCSP Handling 12.3 Soldering Information 12.4 Package Outline Drawings 13. Revision History Appendix A ECAD Design Information A.1 Part Number Indexing A.2 Symbol Pin Information A.2.1 66-QFN A.2.2 70-WLCSP A.3 Symbol Parameters A.4 Footprint Design Information A.4.1 66-QFN A.4.2 70-WLCSP