Datasheet Texas Instruments TLC2654C-8DR

Low-Noise Chopper-Stabilized Operational Amplifier 8-SOIC

Datasheets

PDF, 1.2 Mb, Revision: G, File published: Apr 25, 2001

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Additional Features	Zero Drift
Architecture	CMOS
CMRR(Min)	105 dB
CMRR(Typ)	125 dB
GBW(Typ)	1.9 MHz
Input Bias Current(Max)	60 pA
Iq per channel(Max)	2.4 mA
Iq per channel(Typ)	1.5 mA
Number of Channels	1
Offset Drift(Typ)	0.01 uV/C
Operating Temperature Range	-40 to 85,0 to 70 C
Output Current(Typ)	3 mA
Package Group	SOIC
Package Size: mm2:W x L	8SOIC: 29 mm2: 6 x 4.9(SOIC) PKG
Rail-to-Rail	In to V-,Out
Rating	Catalog
Slew Rate(Typ)	2.8 V/us
Total Supply Voltage(Max)	16 +5V=5, +/-5V=10
Total Supply Voltage(Min)	4.6 +5V=5, +/-5V=10
Vn at 1kHz(Typ)	23 nV/rtHz
Vos (Offset Voltage @ 25C)(Max)	0.02 mV

RoHS

Compliant

Download
Choosing an ADC and Op Amp for Minimum Offset
PDF, 72 Kb, File published: Oct 28, 1999
Designing a mixed-signal circuit containing analog and digital components can be a challenge to the development engineer. Requirements such as a low single-polarity supply voltage and a high degree of precision may conflict, and make the choice of components and the best circuit design difficult. This report discusses problems that arise in using operational amplifiers (op amps) for signal conditi
Download
DC Parameters: Input Offset Voltage
PDF, 295 Kb, File published: Mar 27, 2001
The input offset voltage, VIO, is a common dc parameter in operational amplifier (op amp) specifications. This report aims to familiarize the engineer by discussing the basics and modern aspects of VIO by providing a definition and a detailed explaination of causes of VIO for BJT, BiFET, and CMOS devices. Discussion centers around measurement techniques, data sheet specifications, and the effect o

Series: TLC2654 (14)

Semiconductors > Amplifiers > Operational Amplifiers (Op Amps) > Precision Op Amps

TLC2654C8DR, TLC2654C 8DR