RadioLocman.com Electronics ru
Advanced Search +
  

Datasheet Microchip SY89200U

ManufacturerMicrochip
SeriesSY89200U

The SY89200U is a 2

Datasheets

  • Download » Datasheet, PDF, 491 Kb, 11-11-2015
    SY89200U Data Sheet
    Docket ↓
    SY89200U
    Ultra-Precision 1:8 LVDS Fanout Buffer
    with Three 1/ 2/ 4 Clock Divider
    Output Banks
    Revision 6.0 General Description
    The SY89200U is a 2.5V precision, high-speed, integrated
    clock divider and LVDS fanout buffer capable of handling
    clocks up to 1.5GHz. Optimized for communications
    applications, the three independently controlled output
    banks are phase matched and can be configured for pass
    through ( 1), 2 or 4 divider ratios.
    The differential input includes Micrel’s unique, 3-pin input
    termination architecture that allows the user to interface to
    any differential signal path. The low-skew, low-jitter
    outputs are LVDS-compatible with extremely fast rise/fall
    times guaranteed to be less than 150ps.
    The EN (enable) input guarantees that the 1, 2 and 4
    outputs will start from the same state without any runt
    pulse after an asynchronous master rest (MR) is asserted.
    This is accomplished by enabling the outputs after a fourclock delay to allow the counters to synchronize.
    The SY89200U is part of Micrel’s Precision Edge® product
    family.
    Datasheets and support documentation are available on ...

Prices

Status

SY89200UMGSY89200UMG-TR
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)

Packaging

SY89200UMGSY89200UMG-TR
PackageVQFNVQFN
Pins3232

Parametrics

SY89200UMGSY89200UMG-TR
Description1:81:8
Input TypeANYANY
Operating Temperature Range, °C-40 to +85-40 to +85
Output Frequency, Max1.51.5
Output TypeLVDSLVDS
Supply Voltage, V2.5V2.5V

Eco Plan

SY89200UMGSY89200UMG-TR
RoHSCompliantCompliant

Moldel Line

Series: SY89200U (2)

Manufacturer's Classification

  • Clock and Timing > Clock and Data Distribution > Dividers

Slices ↓
Radiolocman facebook Radiolocman twitter Radiolocman google plus