Datasheet Microchip SY89200U
The SY89200U is a 2
- Download » Datasheet PDF, 491 Kb, File published: Nov 11, 2015
SY89200U Data Sheet
Ultra-Precision 1:8 LVDS Fanout Buffer
with Three Ã 1/Ã 2/Ã 4 Clock Divider
Revision 6.0 General Description
The SY89200U is a 2.5V precision, high-speed, integrated
clock divider and LVDS fanout buffer capable of handling
clocks up to 1.5GHz. Optimized for communications
applications, the three independently controlled output
banks are phase matched and can be configured for pass
through (Ã 1), Ã 2 or Ã 4 divider ratios.
The differential input includes Micrelâ€™s unique, 3-pin input
termination architecture that allows the user to interface to
any differential signal path. The low-skew, low-jitter
outputs are LVDS-compatible with extremely fast rise/fall
times guaranteed to be less than 150ps.
The EN (enable) input guarantees that the Ã 1, Ã 2 and Ã 4
outputs will start from the same state without any runt
pulse after an asynchronous master rest (MR) is asserted.
This is accomplished by enabling the outputs after a fourclock delay to allow the counters to synchronize.
The SY89200U is part of Micrelâ€™s Precision EdgeÂ® product
Datasheets and support documentation are available on ...
|Lifecycle Status||Production (Appropriate for new designs but newer alternatives may exist)||Production (Appropriate for new designs but newer alternatives may exist)|
|Operating Temperature Range, °C||-40 to +85||-40 to +85|
|Output Frequency, Max||1.5||1.5|
|Supply Voltage, V||2.5V||2.5V|
- Clock and Timing > Clock and Data Distribution > Dividers