Datasheet Diodes NE555
These devices are precision timing circuits capable of producing accurate time delays or oscillation.
In the time-delay or monostable mode of operation, the timed interval is control°C by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be control°C independently with two external resistors and a single external capacitor. The threshold and trigger levels normally are two-thirds and one-third, respectively, of VCC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground. The output circuit is capable of sinking or sourcing current up to 200mA. Operation is specified for supplies of 5V to 15V. With a 5-V supply, output levels are compatible with TTL inputs. The NE555, SA555 and NA555 are supplied in a small outline 8 pin package (SO-8).
|Parameters / Models||NE555S-13|
|Maximum Frequency (MHz)||0.5|
|Maximum Output Rise Time||300 ns|
|Operating Ambient Temperature Range||0 to 70 °C|
|Supply Current @ VCC = 5V (Output High)||2 mA|
|Supply Current @ VCC = 5V (Output Low)||3 mA|
|VCC Max||16 V|
|VCC Min||4.5 V|
- Connectivity & Timing > Clock ICs > Timer ICs