Datasheet ADP5054 (Analog Devices) - 4

ManufacturerAnalog Devices
DescriptionQuad Buck Regulator Integrated Power Solution
Pages / Page31 / 4 — ADP5054. Data Sheet. DETAILED FUNCTIONAL BLOCK DIAGRAM. CHANNEL 1—BUCK. …
RevisionG
File Format / SizePDF / 837 Kb
Document LanguageEnglish

ADP5054. Data Sheet. DETAILED FUNCTIONAL BLOCK DIAGRAM. CHANNEL 1—BUCK. UVLO1. PVIN1. 0.8V. EN1. ACS1. 1MΩ. VREG. HICCUP AND. BST1. LATCH-UP. CLK1

ADP5054 Data Sheet DETAILED FUNCTIONAL BLOCK DIAGRAM CHANNEL 1—BUCK UVLO1 PVIN1 0.8V EN1 ACS1 1MΩ VREG HICCUP AND BST1 LATCH-UP CLK1

Text Version of Document

ADP5054 Data Sheet DETAILED FUNCTIONAL BLOCK DIAGRAM CHANNEL 1—BUCK UVLO1 PVIN1 0.8V + EN1 + ACS1 1MΩ VREG HICCUP AND BST1 Q1 LATCH-UP CLK1 OCP DRIVER SLOPE SW1 COMP + E CMP1 H CONTROL LOGIC VREG C COMP1 AND MOSFET IT CHARG W DRIVER WITH S S 0.8V + DI CLK1 ANTICROSS EA1 DRIVER DL1 FB1 PROTECTION PGND FREQ FOLDBACK ZERO CROSS VID1 + CURRENT LIMIT SELECTION 0.72V PWRGD1 CURRENT BALANCE EN2 CHANNEL 2—BUCK PVIN2 COMP2 DUPLICATE BST2 CHANNEL 1 DL2 FB2 SW2 RT OSCILLATOR SYNC/MODE VREG PVIN1 VREG CFG12 FUNCTION INTERNAL HOUSE-KEEPING DECODER POWER-ON REGULATOR CFG34 LOGIC RESET VDD PWRGD CHANNEL 3—BUCK UVLO3 PVIN3 0.8V + EN3 + ACS3 1MΩ VREG HICCUP AND BST3 Q3 LATCH-UP CLK3 OCP DRIVER SLOPE SW3 COMP + CMP3 VREG Q4 CONTROL LOGIC COMP3 AND MOSFET DRIVER WITH 0.8V + DRIVER CLK3 ANTICROSS EA3 FB3 PROTECTION PGND3 FREQ ZERO E FOLDBACK H CROSS C IT CHARG W S S DI VID3 + 0.72V PWRGD3 CURRENT BALANCE EN4 CHANNEL 4—BUCK PVIN4 COMP4 DUPLICATE BST4 CHANNEL 3 SW4 FB4 PGND4
002 12617- Figure 2. Rev. E | Page 4 of 31 Document Outline Features Applications Typical Application Circuit General Description Revision History Detailed Functional Block Diagram Specifications Buck Regulator Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Buck Regulator Operational Modes PWM Mode PSM Mode Forced PWM and Automatic PWM/PSM Modes Adjustable and Fixed Output Voltage Internal Regulators (VREG and VDD) Separate Supply Applications Low-Side Device Selection Bootstrap Circuitry Active Output Discharge Switch Precision Enabling Oscillator Phase Shift Synchronization Input/Output Soft Start Parallel Operation Startup with Precharged Output Current-Limit Protection Frequency Foldback Pulse Skip in Maximum Duty Short-Circuit Protection (SCP) Latch-Off Protection Short-Circuit Latch-Off Mode Undervoltage Lockout (UVLO) Power-Good Function Thermal Shutdown Applications Information ADIsimPower Design Tool Programming the Output Voltage Voltage Conversion Limitations Current-Limit Setting Soft Start Setting Inductor Selection Output Capacitor Selection Input Capacitor Selection Low-Side Power Device Selection Programming the UVLO Input Compensation Components Design Power Dissipation Buck Regulator Power Dissipation Power Switch Conduction Loss (PCOND) Switching Loss (PSW) Transition Loss (PTRAN) Thermal Shutdown Junction Temperature Design Examples Setting the Switching Frequency Setting the Output Voltage Setting the Current Limit Selecting the Inductor Selecting the Output Capacitor Selecting the Low-Side MOSFET Designing the Compensation Network Selecting the Soft Start Time Selecting the Input Capacitor Printed Circuit Board Layout Recommendations Typical Application Circuit Factory Default Options Outline Dimensions Ordering Guide
EMS supplier