Datasheet KSZ8993 (Microchip)
| Manufacturer | Microchip |
| Description | 3-Port 10/100 Integrated Switch with PHY and Frame Buffer |
| Pages / Page | 35 / 1 — KS8993. 3-Port 10/100 Integrated Switch with PHY and Frame Buffer. Rev. … |
| File Format / Size | PDF / 231 Kb |
| Document Language | English |
KS8993. 3-Port 10/100 Integrated Switch with PHY and Frame Buffer. Rev. 2.05. General Description. Functional Diagram
Model Line for this Datasheet
Text Version of Document
KS8993 Micrel
KS8993 3-Port 10/100 Integrated Switch with PHY and Frame Buffer Rev. 2.05 General Description
The KS8993 has rich features such as VLAN and priority queuing and is designed to reside in an unmanaged design The KS8993 contains three 10/100 physical layer transceiv- not requiring processor intervention. This is achieved through ers, three MAC (Media Access Control) units with an inte- I/O strapping at system reset time. grated layer 2 switch. The device runs in two modes. The first mode is a three port integrated switch and the second is as On the media side, the KS8993 supports 10BaseT, a three port switch with the third port decoupled from the 100BaseTX and 100BaseFX as specified by the IEEE 802.3 physical port. In this mode access to the third MAC is provided committee. using a reverse or forward MII (Media Independent Interface) Physical signal transmission and reception are enhanced such that an external MAC can be directly connected to the through use of analog circuitry that makes the design more KS8993. This interface also supports the 7-wire (serial net- efficient and allows for lower power consumption and smaller work interface) as used by some routing devices. chip die size. Useful configurations include a stand alone three port switch Data sheets and support documentation can be found on as well as a two port switch with a routing element connected Micrel’s web site at www.micrel.com. to the extra MII port. The additional port is also useful for public network interfacing.
Functional Diagram
Look-Up SRAM Queue Buffer Engine Buffers Management Management (1K Entries) (16Kx32) FIFO and Flow Control MRXD[3:0] MRXDV MAC MAC MAC MCOL 1 2 3 MCRS M MRXCLK I I MTXD[3:0] MTXEN MTXER MII / SNI MTXCLK (exclusive) MCOLIN External Interface MRXD[0] MRXDV Physical Physical Physical MCOL Transceiver Transceiver Transceiver S MRXCLK N 1 2 3 I MTXD[0] MTXEN MTXCLK [1] [1] [2] [2] [3] [3] TXM TXM TXM RXP[1], RXM TXP[1], RXP[2], RXM TXP[2], RXP[3], RXM TXP[3], LED and LED[1][3:0] LED[2][3:0] Programming LED[3][3:0] Interface
Micrel, Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel + 1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
May 2005 1 KS8993
KS8993 3-Port 10/100 Integrated Switch with PHY and Frame Buffer Rev. 2.05 General Description
The KS8993 has rich features such as VLAN and priority queuing and is designed to reside in an unmanaged design The KS8993 contains three 10/100 physical layer transceiv- not requiring processor intervention. This is achieved through ers, three MAC (Media Access Control) units with an inte- I/O strapping at system reset time. grated layer 2 switch. The device runs in two modes. The first mode is a three port integrated switch and the second is as On the media side, the KS8993 supports 10BaseT, a three port switch with the third port decoupled from the 100BaseTX and 100BaseFX as specified by the IEEE 802.3 physical port. In this mode access to the third MAC is provided committee. using a reverse or forward MII (Media Independent Interface) Physical signal transmission and reception are enhanced such that an external MAC can be directly connected to the through use of analog circuitry that makes the design more KS8993. This interface also supports the 7-wire (serial net- efficient and allows for lower power consumption and smaller work interface) as used by some routing devices. chip die size. Useful configurations include a stand alone three port switch Data sheets and support documentation can be found on as well as a two port switch with a routing element connected Micrel’s web site at www.micrel.com. to the extra MII port. The additional port is also useful for public network interfacing.
Functional Diagram
Look-Up SRAM Queue Buffer Engine Buffers Management Management (1K Entries) (16Kx32) FIFO and Flow Control MRXD[3:0] MRXDV MAC MAC MAC MCOL 1 2 3 MCRS M MRXCLK I I MTXD[3:0] MTXEN MTXER MII / SNI MTXCLK (exclusive) MCOLIN External Interface MRXD[0] MRXDV Physical Physical Physical MCOL Transceiver Transceiver Transceiver S MRXCLK N 1 2 3 I MTXD[0] MTXEN MTXCLK [1] [1] [2] [2] [3] [3] TXM TXM TXM RXP[1], RXM TXP[1], RXP[2], RXM TXP[2], RXP[3], RXM TXP[3], LED and LED[1][3:0] LED[2][3:0] Programming LED[3][3:0] Interface
Micrel, Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel + 1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
May 2005 1 KS8993
