Datasheet SN74HCS05 (Texas Instruments) - 5
| Manufacturer | Texas Instruments |
| Description | 6-ch, 2-V to 6-V inverters with Schmitt-Trigger inputs and open-drain outputs |
| Pages / Page | 24 / 5 — SN74HCS05. www.ti.com. PARAMETER. TEST CONDITIONS. VCC. MIN. TYP. MAX … |
| File Format / Size | PDF / 1.0 Mb |
| Document Language | English |
SN74HCS05. www.ti.com. PARAMETER. TEST CONDITIONS. VCC. MIN. TYP. MAX UNIT. 6.6 Switching Characteristics. FROM (INPUT). TO (OUTPUT). MAX. UNIT
Model Line for this Datasheet
Text Version of Document
link to page 7 link to page 7
SN74HCS05 www.ti.com
SCLS797A – JUNE 2020 – REVISED OCTOBER 2020 over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).
PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT
Ci Input capacitance 2 V to 6 V 5 pF
6.6 Switching Characteristics
over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted). See Parameter Measurement Information.
PARAMETER FROM (INPUT) TO (OUTPUT) VCC MIN TYP MAX UNIT
2 V 18 39 tpd Propagation delay A Y 4.5 V 13 15 ns 6 V 12 15 2 V 9 16 tt Transition-time Y 4.5 V 5 9 ns 6 V 4 8
6.7 Operating Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Cpd Power dissipation capacitance per gate No load 10 pF Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: SN74HCS05 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions Pin Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Switching Characteristics 6.7 Operating Characteristics 6.8 Typical Characteristics 7 Parameter Measurement Information 8 Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Open-Drain CMOS Outputs 8.3.2 CMOS Schmitt-Trigger Inputs 8.3.3 Clamp Diode Structure 8.4 Device Functional Modes 9 Application and Implementation 9.1 Application Information 9.2 Typical Application 9.2.1 Design Requirements 9.2.1.1 Power Considerations 9.2.1.2 Input Considerations 9.2.1.3 Output Considerations 9.2.2 Detailed Design Procedure 9.2.3 Application Curves 10 Power Supply Recommendations 11 Layout 11.1 Layout Guidelines 11.2 Layout Example 12 Device and Documentation Support 12.1 Documentation Support 12.1.1 Related Documentation 12.2 Related Links 12.3 Support Resources 12.4 Trademarks 12.5 Electrostatic Discharge Caution 12.6 Glossary 13 Mechanical, Packaging, and Orderable Information
SN74HCS05 www.ti.com
SCLS797A – JUNE 2020 – REVISED OCTOBER 2020 over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).
PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT
Ci Input capacitance 2 V to 6 V 5 pF
6.6 Switching Characteristics
over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted). See Parameter Measurement Information.
PARAMETER FROM (INPUT) TO (OUTPUT) VCC MIN TYP MAX UNIT
2 V 18 39 tpd Propagation delay A Y 4.5 V 13 15 ns 6 V 12 15 2 V 9 16 tt Transition-time Y 4.5 V 5 9 ns 6 V 4 8
6.7 Operating Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Cpd Power dissipation capacitance per gate No load 10 pF Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: SN74HCS05 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions Pin Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information 6.5 Electrical Characteristics 6.6 Switching Characteristics 6.7 Operating Characteristics 6.8 Typical Characteristics 7 Parameter Measurement Information 8 Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Open-Drain CMOS Outputs 8.3.2 CMOS Schmitt-Trigger Inputs 8.3.3 Clamp Diode Structure 8.4 Device Functional Modes 9 Application and Implementation 9.1 Application Information 9.2 Typical Application 9.2.1 Design Requirements 9.2.1.1 Power Considerations 9.2.1.2 Input Considerations 9.2.1.3 Output Considerations 9.2.2 Detailed Design Procedure 9.2.3 Application Curves 10 Power Supply Recommendations 11 Layout 11.1 Layout Guidelines 11.2 Layout Example 12 Device and Documentation Support 12.1 Documentation Support 12.1.1 Related Documentation 12.2 Related Links 12.3 Support Resources 12.4 Trademarks 12.5 Electrostatic Discharge Caution 12.6 Glossary 13 Mechanical, Packaging, and Orderable Information